công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

MC9S08DZ96F2CLL bảng dữ liệu(PDF) 170 Page - Freescale Semiconductor, Inc

tên linh kiện MC9S08DZ96F2CLL
Giải thích chi tiết về linh kiện  Microcontrollers
PDF  458 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  FREESCALE [Freescale Semiconductor, Inc]
Trang chủ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MC9S08DZ96F2CLL bảng dữ liệu(HTML) 170 Page - Freescale Semiconductor, Inc

Back Button MC9S08DZ96F2CLL Datasheet HTML 166Page - Freescale Semiconductor, Inc MC9S08DZ96F2CLL Datasheet HTML 167Page - Freescale Semiconductor, Inc MC9S08DZ96F2CLL Datasheet HTML 168Page - Freescale Semiconductor, Inc MC9S08DZ96F2CLL Datasheet HTML 169Page - Freescale Semiconductor, Inc MC9S08DZ96F2CLL Datasheet HTML 170Page - Freescale Semiconductor, Inc MC9S08DZ96F2CLL Datasheet HTML 171Page - Freescale Semiconductor, Inc MC9S08DZ96F2CLL Datasheet HTML 172Page - Freescale Semiconductor, Inc MC9S08DZ96F2CLL Datasheet HTML 173Page - Freescale Semiconductor, Inc MC9S08DZ96F2CLL Datasheet HTML 174Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 170 / 458 page
background image
Chapter 8 Multi-Purpose Clock Generator (S08MCGV2)
MC9S08DZ128 Series Data Sheet, Rev. 1
170
Freescale Semiconductor
8.3
Register Definition
8.3.1
MCG Control Register 1 (MCGC1)
7
654
3
210
R
CLKS
RDIV
IREFS
IRCLKEN
IREFSTEN
W
Reset:
0
0
0
0
0
1
0
0
Figure 8-3. MCG Control Register 1 (MCGC1)
Table 8-1. MCG Control Register 1 Field Descriptions
Field
Description
7:6
CLKS
Clock Source Select — Selects the system clock source.
00
Encoding 0 — Output of FLL or PLL is selected.
01
Encoding 1 — Internal reference clock is selected.
10
Encoding 2 — External reference clock is selected.
11
Encoding 3 — Reserved, defaults to 00.
5:3
RDIV
External Reference Divider — Selects the amount to divide down the external reference clock. If the FLL is
selected, the resulting frequency must be in the range 31.25 kHz to 39.0625 kHz. If the PLL is selected, the
resulting frequency must be in the range 1 MHz to 2 MHz. See Table 8-2 and Table 8-3 for the divide-by factors.
2
IREFS
Internal Reference Select — Selects the reference clock source.
1 Internal reference clock selected
0 External reference clock selected
1
IRCLKEN
Internal Reference Clock Enable — Enables the internal reference clock for use as MCGIRCLK.
1 MCGIRCLK active
0 MCGIRCLK inactive
0
IREFSTEN
Internal Reference Stop Enable — Controls whether or not the internal reference clock remains enabled when
the MCG enters stop mode.
1 Internal reference clock stays enabled in stop if IRCLKEN is set or if MCG is in FEI, FBI, or BLPI mode before
entering stop
0 Internal reference clock is disabled in stop



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com