PSD4235G2V-10UI datasheet(75/100 Pages) STMICROELECTRONICS

75 / 100 page

75/100

PSD4256G6V

This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice.

Figure 34. Reset (RESET) Timing

PROGRAMMING IN-CIRCUIT USING THE JTAG SERIAL INTERFACE

The JTAG Serial Interface on the PSD can be en-

abled on Port E (see Table 52). All memory blocks

(primary Flash memory and secondary Flash

memory), PLD logic, and PSD Configuration bits

may be programmed through the JTAG-ISC Serial

Interface. A blank device can be mounted on a

printed circuit board and programmed using JTAG

In-System Programming (ISP).

The standard JTAG signals (IEEE 1149.1) are

TMS, TCK, TDI, and TDO. Two additional signals,

TSTAT and TERR, are optional JTAG extensions

used to speed up Program and Erase cycles.

By default, on a blank PSD (as shipped from the

factory, or after erasure), four pins on Port E are

enabled for the basic JTAG signals TMS, TCK,

TDI, and TDO.

See Application Note

AN1153 for more details on

JTAG In-System Programming (ISP).

Standard JTAG Signals

The standard JTAG signals (TMS, TCK, TDI, and

TDO) can be enabled by any of three different con-

ditions that are logically ORed. When enabled,

TDI, TDO, TCK, and TMS are inputs, waiting for a

serial command from an external JTAG controller

device (such as FlashLINK or Automated Test

Equipment). When the enabling command is re-

ceived from the external JTAG controller device,

TDO becomes an output and the JTAG channel is

fully functional inside the PSD. The same com-

mand that enables the JTAG channel may option-

ally enable the two additional JTAG pins, TSTAT

and TERR.

The following symbolic logic equation specifies the

conditions enabling the four basic JTAG pins

(TMS, TCK, TDI, and TDO) on their respective

Port E pins. For purposes of discussion, the logic

label JTAG_ON is used. When JTAG_ON is true,

the four pins are enabled for JTAG. When

JTAG_ON is false, the four pins can be used for

general PSD I/O.

JTAG_ON = PSDsoft_enabled +

/* An NVM configuration bit inside

the PSD is set by the designer in

the

PSDsoft

Configuration

utili-

ty.

This

dedicates

the

pins

for

JTAG at all times (compliant with

IEEE 1149.1 */

Microcontroller_enabled +

/* The microcontroller can set a

bit at run-time by writing to the

PSD

JTAG

Enable.

This

located

address

CSIOP

offset

C7h.

Setting

the

JTAG_ENABLE

bit

in this

will enable the pins for JTAG use.

This bit is cleared by a PSD reset

or the microcontroller. See Table

21 for bit definition. */

PSD_product_term_enabled;

/* A dedicated product term (PT)

inside the PSD can be used to en-

able

the

JTAG

pins.

This

has

the

reserved

name

JTAGSEL.

Once

defined as a node in PSDabel, the

designer can write an equation for

JTAGSEL. This method is used when

the

Port

JTAG

pins

are

multi-

plexed with other I/O signals. It

recommended

tie

logically

the node JTAGSEL to the JEN\ sig-

nal

the

Flashlink

cable

when

multiplexing JTAG signals. See Ap-

plication

Note

1153 for

details.

tNLNH-PO

tOPR

AI02866b

RESET

tNLNH

tNLNH-A

tOPR

VCC

CC(min)

Power-On Reset

Warm Reset

PSD4235G2V-10UI bảng dữ liệu(PDF) 75 Page - STMicroelectronics

PSD4235G2V-10UI bảng dữ liệu(HTML) 75 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100

bảng dữ liệu tải về

Link URL