TMS570LS datasheet(86/107 Pages) TI1

86 / 107 page

TMS570LS20206-EP, TMS570LS20216-EP

SPNS209A – JUNE 2012 – REVISED AUGUST 2012

www.ti.com

7.10.2 SPI Slave Mode External Timing Parameters (CLOCK PHASE = 1, SPICLK = input,

SPISIMO = input, and SPISOMI = output)

Table 7-16. SPI Slave Mode External Timing Parameters(1)(2)(3)

NO.

MIN

MAX

Unit

tc(SPC)S

Cycle time, SPICLK(4)

2(5)

tw(SPCH)S

Pulse duration, SPICLK high (clock polarity = 0)

tw(SPCL)S

Pulse duration, SPICLK low (clock polarity = 1)

3(5)

tw(SPCL)S

Pulse duration, SPICLK low (clock polarity = 0)

tw(SPCH)S

Pulse duration, SPICLK high (clock polarity = 1)

4(5)

td(SOMI-

Delay time, SPISOMI data valid after SPICLK low

trf(SOMI)+15

SPCL)S

(clock polarity = 0)

td(SOMI-

Delay time, SPISOMI data valid after SPICLK high

trf(SOMI)+15

SPCH)S

(clock polarity = 1)

5(5)

tV(SPCL-

Valid time, SPISOMI data valid after SPICLK high

SOMI)S

(clock polarity =0)

tV(SPCH-

Valid time, SPISOMI data valid after SPICLK low

SOMI)S

(clock polarity =1)

6(5)

tsu(SIMO-

Setup time, SPISIMO before SPICLK high (clock

SPCH)S

polarity = 0)

tsu(SIMO-

Setup time, SPISIMO before SPICLK low (clock

SPCL)S

polarity = 1)

7(5)

th(SPCH-

Hold time, SPISIMO data valid after SPICLK high

SIMO)S

(clock polarity = 0)

th(SPCL-

Hold time, SPISIMO data valid after SPICLK low

SIMO)S

(clock polarity = 1)

td(SPCH-

Delay time, SPIENAn high after last SPICLK high

1.5tc(VCLK)

2.5tc(VCLK)+tr(ENAn)+ 26

SENAH)S

(clock polarity = 0)

td(SPCL-

Delay time, SPIENAn high after last SPICLK low

1.5tc(VCLK)

2.5tc(VCLK)+tr(ENAn)+ 26

SENAH)S

(clock polarity = 1)

td(SCSL-

Delay time, SPIENAn low after SPICSn low (if new

tf(ENAn)

tc(VCLK) + tf(ENAn)+ 18

SENAL)S

data has been written to the SPI buffer)

td(SCSL-

Delay time, SOMI valid after SPICSn low (if new data

tc(VCLK)

2tc(VCLK) + trf(SOMI)+ 20

SOMI)S

has been written to the SPI buffer)

(1)

The MASTER bit (SPIGCR1.0) is set and the CLOCK PHASE bit (SPIFMTx.16) is set.

(2)

tc(VCLK) = interface clock cycle time = 1 /f(VCLK)

(3)

For rise and fall timings, see the "switching characteristics for output timings versus load capacitance" table.

(4)

When the SPI is in Slave mode, the following must be true:

tc(SPC)S > 2tc(VCLK) and tc(SPC)S>= 90 ns.

tw(SPCH)S > tc(VCLK) and tw(SPCL)S > tc(VCLK).

(5)

The active edge of the SPICLK signal referenced is controlled by the CLOCK POLARITY bit (SPIFMTx.17).

Peripheral and Electrical Specifications

Submit Documentation Feedback

Product Folder Link(s): TMS570LS20206-EP TMS570LS20216-EP

TMS570LS bảng dữ liệu(PDF) 86 Page - Texas Instruments

TMS570LS bảng dữ liệu(HTML) 86 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL