TMS570LS datasheet(4/107 Pages) TI1

4 / 107 page

TMS570LS20206-EP, TMS570LS20216-EP

SPNS209A – JUNE 2012 – REVISED AUGUST 2012

www.ti.com

The device memory includes general-purpose SRAM supporting single-cycle read/write accesses in byte,

halfword, and word modes. The flash memory on this device is a nonvolatile, electrically erasable and

programmable memory implemented with a 64-bit-wide data bus interface. The flash operates on a 3.3V

supply input (same level as I/O supply) for all read, program and erase operations. When in pipeline

mode, the flash operates with a system clock frequency of up to 160 MHz.

The device has nine communication interfaces: three MibSPIs, two LIN/SCIs, three DCANs and one

FlexRay™ controller (optional). The SPI provides a convenient method of serial interaction for high-speed

communications between similar shift-register type devices. The LIN supports the Local Interconnect

standard 2.0 and can be used as a UART in full-duplex mode using the standard Non-Return-to-Zero

(NRZ) format. The DCAN supports the CAN 2.0B protocol standard and uses a serial, multimaster

communication protocol that efficiently supports distributed real-time control with robust communication

rates of up to 1 megabit per second (Mbps). The DCAN is ideal for applications operating in noisy and

harsh environments that require reliable serial communication or multiplexed wiring. The FlexRay uses a

dual channel serial, fixed time base multimaster communication protocol with communication rates of 10

megabits per second (Mbps) per channel. A FlexRay Transfer Unit (FTU) enables autonomous transfers

of FlexRay data to and from main CPU memory. Transfers are protected by a dedicated, built-in Memory

Protection Unit (MPU).

The NHET is an advanced intelligent timer that provides sophisticated timing functions for real-time

applications. The timer is software-controlled, using a reduced instruction set, with a specialized timer

micromachine and an attached I/O port. The NHET can be used for pulse width modulated outputs,

capture or compare inputs, or general-purpose I/O. It is especially well suited for applications requiring

multiple sensor information and drive actuators with complex and accurate time pulses. A High End Timer

Transfer Unit (HET-TU) provides features to transfer NHET data to or from main memory. A Memory

Protection Unit (MPU) is built into the HET-TU to protect against erroneous transfers.

The device has two 12-bit-resolution MibADCs with 24 total channels and 64 words of parity protected

buffer RAM each. The MibADC channels can be converted individually or can be grouped by software for

sequential conversion sequences. Eight channels are shared between the two ADCs. There are three

separate groupings, two of which are triggerable by an external event. Each sequence can be converted

once when triggered or configured for continuous conversion mode.

The frequency-modulated phase-locked loop (FMzPLL) clock module contains a phase-locked loop, a

clock-monitor circuit, a clock-enable circuit, and a prescaler. The function of the FMzPLL is to multiply the

external frequency reference to a higher frequency for internal use. The FMzPLL provides one of the six

possible clock source inputs to the global clock module (GCM). The GCM module provides system clock

(HCLK), real-time interrupt clock (RTICLK1), CPU clock (GCLK), NHET clock (VCLK2), DCAN clock

(AVCLK1), and peripheral interface clock (VCLK) to all other peripheral modules.

The device also has an external clock prescaler (ECP) module that when enabled, outputs a continuous

external clock on the ECLK pin. The ECLK frequency is a user-programmable ratio of the peripheral

interface clock (VCLK) frequency.

The Direct Memory Access Controller (DMA) has 32 DMA requests, 16 Channels/ Control Packets and

parity protection on its memory. The DMA provides memory to memory transfer capabilities without CPU

interaction. A Memory Protection Unit (MPU) is built into the DMA to protect memory against erroneous

transfers.

The Error Signaling Module (ESM) monitors all device errors and determines whether an interrupt or

external Error pin is triggered when a fault is detected.

The External Memory Interface (EMIF) provides a memory extension to asynchronous memories or other

slave devices.

TMS570LS Series 16/32-BIT RISC Flash Microcontroller

Submit Documentation Feedback

Product Folder Link(s): TMS570LS20206-EP TMS570LS20216-EP

TMS570LS bảng dữ liệu(PDF) 4 Page - Texas Instruments

TMS570LS bảng dữ liệu(HTML) 4 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL