TMS570LS datasheet(28/107 Pages) TI1

28 / 107 page

TMS570LS20206-EP, TMS570LS20216-EP

SPNS209A – JUNE 2012 – REVISED AUGUST 2012

www.ti.com

Table 2-9. Terminal Functions (continued)

Terminal

Internal

TMS570LS20216

TMS570LS20206

Type

pullup/p

Description

Name

ulldown

337

144

337

144

System Module (SYS)

Power on Reset Pin. External power

IPD

PORRST

3.3V I

supply monitor circuitry must assert a

(100µA)

power-on reset on this pin.

Active Low Bidirectional Reset pin. An

external device can assert a device reset

on this pin.

The output buffer on this pin is

IPU

implemented as an open drain (drives

RST

B17

4mA

(100µA)

low only).

3.3V I/O

To ensure an external reset is not

arbitrarily generated, TI recommends

that an external pullup resistor is

connected to this pin.

IPD

External Clock Prescaler module output

ECLK

A12

8mA

(20µA)

pin or GIO pin

Tset/Debug (T/D)

IPD

JTAG test clock pin. Clocks the JTAG

TCK

B18

3.3V I

(100uA)

debug logic.

RTCK

A16

3.3V O

JTAG return test clock pin. (JTAG)

IPU

TDI

A17

JTAG test data in pin.

(100uA)

IPD

8 mA

TDO

C18

JTAG test data out pin.

3.3V I/O

(100uA)

JTAG serial input pin for controlling the

IPU

TMS

C19

state of the CPU test access port (TAP)

(100uA)

controller.

JTAG test hardware reset to TAP. IEEE

IPD

TRST

D18

Standard 1149-1 (JTAG) Boundary-Scan

(100uA)

Logic

3.3V I

Test enable pin. Reserved for internal TI

IPD

use only. For proper operation, this pin

TEST

(100uA)

must be connected to ground, e.g. using

a external resistor.

Error Signaling Module (ESM)

IPD

ERROR

B14

143

B14

143

3.3V I/O

8mA

Error Signaling pin

(20uA)

Flash

Flash Test Pad 1 pin. For proper

operation this pin must connect only to a

test pad or not be connected at all [no

FLTP1

122

connect (NC)]. The test pad must not be

exposed in the final product where it

might be subjected to an ESD event.

Flash Test Pad 2 pin. For proper

operation this pin must connect only to a

test pad or not be connected at all [no

FLTP2

123

connect (NC)]. The test pad must not be

exposed in the final product where it

might be subjected to an ESD event.

Flash pump voltage supply (3.3 V). This

3.3V

VCCP

128

pin is required for Flash read, program

PWR

and erase operations.

Device Overview

Submit Documentation Feedback

Product Folder Link(s): TMS570LS20206-EP TMS570LS20216-EP

TMS570LS bảng dữ liệu(PDF) 28 Page - Texas Instruments

TMS570LS bảng dữ liệu(HTML) 28 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL