TMS570LS datasheet(38/107 Pages) TI1

38 / 107 page

TMS570LS20206-EP, TMS570LS20216-EP

SPNS209A – JUNE 2012 – REVISED AUGUST 2012

www.ti.com

Reset / Abort Sources

3.1

Reset / Abort Sources

The device Resets and Aborts are handled as shown in the following table. The table shows the source of

the error, the system mode, the type of error response and the corresponding Error Signaling Module

(ESM) channel. Only standard ARM exception handlers and ESM errors are used.

Table 3-1. Reset / Abort Sources

Error Source

System Mode

Error Response

ESM Hookup group channel

1) CPU transactions

Precise write error (Strongly

User/Privilege

Precise Abort (CPU)

n/a

Ordered)

Precise read error (Device or

User/Privilege

Precise Abort (CPU)

n/a

Normal)

Imprecise write error (Device or

User/Privilege

Imprecise Abort (CPU)

n/a

Normal)

Illegal instruction

User/Privilege

Undefined Instruction Trap

n/a

(CPU)(1)

MPU access violation

User/Privilege

Abort (CPU)

n/a

2) SRAM

B0 Tightly Coupled Memory

User/Privilege

ESM

1.26

(TCM) (even) ECC single error

(correctable)

B0 TCM (even) ECC double error

User/Privilege

Abort (CPU), ESM => nERROR

3.3

(non-correctable)

B0 TCM (even) uncorrectable

User/Privilege

ESM => NMI

2.6

error (i.e. redundant address

decode)

B0 TCM (even) address bus

User/Privilege

ESM => NMI

2.10

parity error

B1 TCM (odd) ECC single error

User/Privilege

ESM

1.28

(correctable)

B1 TCM (odd) ECC double error

User/Privilege

Abort (CPU), ESM => nERROR

3.5

(non-correctable)

B1 TCM (odd) uncorrectable

User/Privilege

ESM => NMI

2.8

error (i.e. redundant address

decode)

B1 TCM (odd) address bus parity

User/Privilege

ESM => NMI

2.12

error

3) Flash with ECC INTEGRATED INTO CPU

ECC single error (correctable)

User/Privilege

ESM

1.6

ECC double error (non-

User/Privilege

Abort (CPU), ESM => nERROR

3.7

correctable)

Uncorrectable error (i.e.

User/Privilege

ESM => NMI

2.4

redundant address tag,

redundant syndrome compare,

address bus parity, etc.)

4) DMA transactions

External imprecise error on read

User/Privilege

ESM

1.5

(Illegal transaction with ok

response)

External imprecise error on write

User/Privilege

ESM

1.13

(Illegal transaction with ok

response)

(1)

The Undefined Instruction TRAP is NOT detectable outside the CPU. The trap is taken only if the Code reaches the execute stage of

the CPU.

Reset / Abort Sources

Submit Documentation Feedback

Product Folder Link(s): TMS570LS20206-EP TMS570LS20216-EP

TMS570LS bảng dữ liệu(PDF) 38 Page - Texas Instruments

TMS570LS bảng dữ liệu(HTML) 38 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL