SPC574K72E5 datasheet(36/127 Pages) STMICROELECTRONICS

36 / 127 page

Electrical characteristics

SPC574Kxx

36/127

DocID023601 Rev 5

Table 17 shows the MEDIUM configuration output buffer electrical characteristics.

Table 16. WEAK configuration output buffer electrical characteristics

Symbol

Parameter

Conditions(1)

Value(2)

Unit

Min

Typ

Max

ROH_W

PMOS output impedance

weak configuration

4.5 V < VDD_HV_IO < 5.5 V

Push pull, IOH < 0.5 mA

—

1040



ROL_W

NMOS output impedance

weak configuration

4.5 V < VDD_HV_IO < 5.5 V

Push pull, IOL < 0.5 mA

—

1040



fMAX_W

Output frequency

weak configuration

CL = 25 pF

(3)

——

MHz

CL = 50 pF

(3)

——

DCL = 200 pF

(3)

——

0.25

tTR_W

Transition time output pin



weak configuration(4)

CL = 25 pF,

4.5 V < VDD_HV_IO < 5.5 V

—

120

CL = 50 pF, 

4.5 V < VDD_HV_IO < 5.5 V

—

240

DCL = 200 pF, 

4.5 V < VDD_HV_IO < 5.5 V

320

—

820

CL = 25 pF,

3.0 V < VDD_HV_IO < 3.6 V

(5)

—

150

CL = 50 pF, 

3.0 V < VDD_HV_IO < 3.6 V

(5)

100

—

300

CL = 200 pF, 

3.0 V < VDD_HV_IO < 3.6 V

(5)

350

—

1050

t

SKEW_W

Difference between rise

and fall time

——

—

IDCMAX_W CC

Maximum DC current

—

TPHL/PLH

Propagation delay

CL = 25 pF,

4.5 V < VDD_HV_IO < 5.9 V

——

120

CL = 25 pF,

3.0 V < VDD_HV_IO < 3.6 V

——

150

CL = 50 pF, 

4.5 V < VDD_HV_IO < 5.9 V

——

240

CL = 50 pF, 

3.0 V < VDD_HV_IO < 3.6 V

(5)

——

300

All VDD_HV_IO conditions for 4.5V to 5.5V are valid for VSIO[VSIO_xx] = 1, and all specifications for 3.0V to 3.6V are valid

for VSIO[VSIO_xx] = 0

All values need to be confirmed during device validation.

CL is the sum of external capacitance. Device and package capacitances (CIN, defined in Table 14) are to be added to

calculate total signal capacitance (CTOT = CL + CIN).

Transition time maximum value is approximated by the following formula:

0 pF < CL < 50 pFtTR_W(ns) = 22 ns + CL(pF)  4.4 ns/pF

50 pF < CL < 200 pFtTR_W(ns) = 50 ns + CL(pF)  3.85 ns/pF

Only for VDD_HV_IO_JTAG segment when VSIO[VSIO_IJ] = 0 or VDD_HV_IO_FLEX segment when VSIO[VSIO_IF] = 0.

SPC574K72E5 bảng dữ liệu(PDF) 36 Page - STMicroelectronics

SPC574K72E5 bảng dữ liệu(HTML) 36 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL