| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
SPC574K72E5 bảng dữ liệu(PDF) 84 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPC574K72E5 bảng dữ liệu(HTML) 84 Page - STMicroelectronics |
|
84 / 127 page ![]() Electrical characteristics SPC574Kxx 84/127 DocID023601 Rev 5 Figure 25. Nexus event trigger and test clock timings 13(8) tNTMSS CC D TMS/TMSC data setup time 5 — ns 14 tNTMSH CC D TMS/TMSC data hold time 5 — ns 15(9) — CC D TDO/TDOC propagation delay from falling edge of TCK(10) —16 ns 16 — CC D TDO/TDOC hold time with respect to TCK falling edge (minimum TDO/TDOC propagation delay) 2.25 — ns 1. Nexus timing specified at VDD_HV_IO_JTAG = 4.0 V to 5.5 V, and maximum loading per pad type as specified in the I/O section of the data sheet. 2. tCYC is system clock period. 3. Achieving the absolute minimum TCK cycle time may require a maximum clock speed (system frequency / 8) that is less than the maximum functional capability of the design (system frequency / 4) depending on the actual peripheral frequency being used. To ensure proper operation TCK frequency should be set to the peripheral frequency divided by a number greater than or equal to that specified here. 4. This is a functionally allowable feature. However, it may be limited by the maximum frequency specified by the Absolute minimum TCK period specification. 5. This timing applies to TDI/TDIC, TDO/TDOC, TMS/TMSC pins; however, actual frequency is limited by pad type for EXTEST instructions. Refer to pad specification for allowed transition frequency. 6. This may require a maximum clock speed (system frequency / 8) that is less than the maximum functional capability of the design (system frequency / 4) depending on the actual system frequency being used. 7. TDIC represents the TDI bit frame of the scan packet in compact JTAG 2-wire mode. 8. TMSC represents the TMS bit frame of the scan packet in compact JTAG 2-wire mode. 9. TDOC represents the TDO bit frame of the scan packet in compact JTAG 2-wire mode. 10. Timing includes TCK pad delay, clock tree delay, logic delay and TDO/TDOC output pad delay. Table 44. Nexus debug port timing(1)(Continued) # Symbol C Characteristic Value Unit Min Max TCK 9 EVTI EVTO |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |