TBD datasheet(74/80 Pages) FREESCALE

74 / 80 page

MSC8144E Quad Core Digital Signal Processor Data Sheet, Rev. 6

Hardware Design Considerations

Freescale Semiconductor

3.4.8

Miscellaneous Pins

Table 70 lists the board connections for the pins if they are required by the system design. Table 70 assumes that the alternate

function of the specified pin is not used. If the alternate function is used, connect that pin as required to support the selected

function.

Note:

For details on configuration, see the MSC8144E Reference Manual. For additional information, refer to the MSC8144

Design Checklist (AN3202).

3.5

External DDR SDRAM Selection

TBD

Table 70. Connectivity of Individual Pins When They Are Not Required

Signal Name

Pin Connection

CLKOUT

EE0

GND

EE1

GPIO[0–31]

SCL

See the GPIO connectivity guidelines in this table.

SDA

See the GPIO connectivity guidelines in this table.

INT_OUT

IRQ[0–15]

See the GPIO connectivity guidelines in this table.

NMI

VDDIO

NMI_OUT

RC[0–16]

GND

RC_LDF

STOP_BS

GND

TCK

GND

TDI

GND

TDO

TMR[0–4]

See the GPIO connectivity guidelines in this table.

TMS

GND

TRST

GND

URXD

See the GPIO connectivity guidelines in this table.

UTXD

See the GPIO connectivity guidelines in this table.

VDDIO

3.3 V

Note:

When using I/O multiplexing mode 5 or 6, tie the TDM7TSYN/PCI_AD4 signal (ball number AC9) to GND.

TBD bảng dữ liệu(PDF) 74 Page - Freescale Semiconductor, Inc

TBD bảng dữ liệu(HTML) 74 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

bảng dữ liệu tải về

Link URL