| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
TBD bảng dữ liệu(PDF) 47 Page - Freescale Semiconductor, Inc |
|
|
|||||||||||||||||||||||||||||
TBD bảng dữ liệu(HTML) 47 Page - Freescale Semiconductor, Inc |
|
47 / 80 page ![]() Electrical Characteristics MSC8144E Quad Core Digital Signal Processor Data Sheet, Rev. 6 Freescale Semiconductor 47 2.7.5.6 Receiver Eye Diagrams For each baud rate at which an LP-Serial receiver is specified to operate, the receiver shall meet the corresponding bit error rate specification (Table 37, Table 38, and Table 39) when the eye pattern of the receiver test signal (exclusive of sinusoidal jitter) falls entirely within the unshaded portion of the receiver input compliance mask shown in Figure 15 with the parameters specified in Table 40. The eye pattern of the receiver test signal is measured at the input pins of the receiving device with the device replaced with a 100 Ω ±5% differential resistive load. Bit Error Rate BER 10–12 Unit Interval UI 320 320 ps ±100 ppm Figure 14. Single Frequency Sinusoidal Jitter Limits Table 39. Receiver AC Timing Specifications—3.125 GBaud (continued) Characteristic Symbol Range Unit Notes Min Max 8.5 UI p-p 0.10 UI p-p Sinusoidal Jitter Amplitude 22.1 kHz 1.875 MHz 20 MHz Frequency |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |