công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

TBD bảng dữ liệu(PDF) 59 Page - Freescale Semiconductor, Inc

tên linh kiện TBD
Giải thích chi tiết về linh kiện  Quad Core Digital Signal Processor
PDF  80 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  FREESCALE [Freescale Semiconductor, Inc]
Trang chủ  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

TBD bảng dữ liệu(HTML) 59 Page - Freescale Semiconductor, Inc

Back Button TBD Datasheet HTML 55Page - Freescale Semiconductor, Inc TBD Datasheet HTML 56Page - Freescale Semiconductor, Inc TBD Datasheet HTML 57Page - Freescale Semiconductor, Inc TBD Datasheet HTML 58Page - Freescale Semiconductor, Inc TBD Datasheet HTML 59Page - Freescale Semiconductor, Inc TBD Datasheet HTML 60Page - Freescale Semiconductor, Inc TBD Datasheet HTML 61Page - Freescale Semiconductor, Inc TBD Datasheet HTML 62Page - Freescale Semiconductor, Inc TBD Datasheet HTML 63Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 59 / 80 page
background image
MSC8144E Quad Core Digital Signal Processor Data Sheet, Rev. 6
Freescale Semiconductor
59
2.7.11
ATM/UTOPIA/POS Timing
Table 52 provides the ATM/UTOPIA/POS input and output AC timing specifications.
Figure 33 provides the AC test load for the ATM/UTOPIA/POS.
Figure 34 shows the ATM/UTOPIA/UTOPIA timing with external clock.
Table 52. ATM/UTOPIA/POS AC Timing (External Clock) Specifications
Characteristic
Symbol
Min
Max
Unit
Outputs—External clock delay
tUEKHOV
19
ns
Outputs—External clock High Impedance
tUEKHOX
19
ns
Inputs—External clock input setup time
tUEIVKH
4ns
Inputs—External clock input hold time
tUEIXKH
1ns
Note:
Output specifications are measured from the 50% level of the rising edge of CLKIN to the 50% level of the signal. Timings are
measured at the pin. Although the specifications generally reference the rising edge of the clock, these AC timing diagrams also
apply when the falling edge is the active edge.
Figure 33. ATM/UTOPIA/POS AC Test Load
Figure 34. ATM/UTOPIAPOS AC Timing (External Clock)
Output
Z0 = 50 Ω
VDD/2
RL = 50 Ω
CLK (input)
tUEIXKH
tUEIVKH
tUEKHOV
Input Signals:
Output Signals:
tUEKHOX



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com