TBD datasheet(72/80 Pages) FREESCALE

72 / 80 page

MSC8144E Quad Core Digital Signal Processor Data Sheet, Rev. 6

Hardware Design Considerations

Freescale Semiconductor

3.4.4.3

GE1 and GE2 Management Pins

GE_MDC and GE_MDIO pins should be connected as required by the specified protocol. If neither GE1 nor GE2 is used (that

is, VDDGE2 is connected to GND), Table 66 lists the recommended management pin connections.

3.4.5

UTOPIA/POS Related Pins

Table 67 lists the board connections of the UTOPIA/POS pins when the entire UTOPIA/POS interface is not used or subset of

UTOPIA/POS interface is used. For multiplexing options that select a subset of the UTOPIA/POS interface, use the connections

described in Table 67 for those signals that are not selected. Table 67 assumes that the alternate function of the specified pin is

not used. If the alternate function is used, connect that pin as required to support the selected function.

GE2_SGMII_RX

GNDSXC

GE2_SGMII_TX

GE2_TCK

GE2_TD[0–3]

GE2_TX_EN

Table 66. Connectivity of GE Management Pins When GE1 and GE2 Are Not Used

Signal Name

Pin Connection

GE_MDC

GE_MDIO

Table 67. Connectivity of UTOPIA/POS Related Pins When UTOPIA/POS Interface Is Not Used

Signal Name

Pin Connection

UTP_IR

GND

UTP_RADDR[0–4]

VDDIO

UTP_RCLAV_PDRPA

UTP_RCLK

GND

UTP_RD[0–15]

GND

UTP_REN

VDDIO

UTP_RPRTY

GND

UTP_RSOC

GND

UTP_TADDR[0–4]

VDDIO

UTP_TCLAV

UTP_TCLK

GND

UTP_TD[0–15]

UTP_TEN

VDDIO

UTP_TPRTY

UTP_TSOC

VDDIO

3.3 V

Table 65. Connectivity of GE1 Related Pins When only a subset of the GE1 Interface Is required (continued)

Signal Name

Pin Connection

TBD bảng dữ liệu(PDF) 72 Page - Freescale Semiconductor, Inc

TBD bảng dữ liệu(HTML) 72 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

bảng dữ liệu tải về

Link URL