| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
CYT4DNJBJS bảng dữ liệu(PDF) 171 Page - Infineon Technologies AG |
|
|
|||||||||||||||||||||||||||||
CYT4DNJBJS bảng dữ liệu(HTML) 171 Page - Infineon Technologies AG |
|
171 / 209 page ![]() Datasheet 171 002-24601 Rev. *I 2023-02-14 TRAVEO™ T2G 32-bit Automotive MCU Based on Arm® Cortex®-M7 dual Electrical specifications 26.13 CXPI specifications SID1315 PSRR_1K PSRR @ 1 kHz, digital input = 0 – –50 – dB Digital input: zero noise 1 kHz SID1316 PSRR_20K PSRR @ 20 kHz, digital input = 0 – –40 – dB Digital input: zero noise 20 kHz SID1318 IDD Supply current normal operation – 2.2 3.2 mA SID1319 IDD_OFF Supply current power-down – 1 100 µA Typ: TA = 25 °C, VDDA_DAC = 5.0 V, process typ (TT) Max: TA = 105 °C, VDDA_DAC = 5.5 V, process worst (FF) SID1320 tSTART Startup Time – – 70 ms C_L and C_R should be 2.2 µF Table 26-34 CXPI specifications Spec ID Parameter Description Min Typ Max Units Details/ conditions SID1400 fCLK_AHB CLK_PERI clock frequency – – 100 MHz Guaranteed by design, AHB Interface clock SID1402 tBIT_CONT Width of clock disparity against thebitwidthtBIT_REFofnominal signaling rate –0.5 – +0.5 % Guaranteed by design SID1403 tRX_0_HI_CONT The time that should be detected the receiving node is HIGH level. 0.02 – – tBIT tBIT = 1 / fBRC, Guaranteed by design SID1404 tTX_DIF_CONT Difference of width of LOW-level at the constant threshold that receiving node should discriminate logic ‘1’ and logic ‘0’ 0.05 – – tBIT tBIT = 1 / fBRC, Guaranteed by design tTX_DIF_CONT = tTX_0_LO – tTX_1_LO SID1405 tTX_0_P- D_CONT [85] At the time of logical value ‘0’ outputs, time from the LOW level detection of the communi- cation bus unit falling the voltage “TH_dom”. – – 0.01 tBIT tBIT = 1 / fBRC, CTL0.FILTER_EN bit = '0', Guaranteed by design SID1406 tTX_0_P- D_CONT [85] At the time of logical value ‘0’ outputs, time from the LOW-level detection of the communication bus unit falling the voltage “TH_dom”. – – 0.0125 tBIT tBIT = 1 / fBRC, CTL0.FILTER_EN bit = '1', Guaranteed by design SID1407 tRX_0_FF_CONST Delay from external serial data input pin to a flop. This is a standard to satisfy AC.11. –– 20 ns Guaranteed by design Table 26-33 Sound subsystem specifications (continued) Spec ID Parameter Description Min Typ Max Units Details/conditions Note 85.The AC spec according to CXPI controller specification is maximum 0.01 tBIT. The AC spec, according to the CXPI system specification, including transceiver or driver/receiver is maximum 0.1 tBIT. |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |