SH79F024XU datasheet(57/92 Pages) SINOWEALTH

57 / 92 page

SH79F

SH79F082

082

8.2

2 EUART

EUART

8.2

2.1

.1 F

Feature

eature

�

The SH79F082 has one enhanced EUART which are compatible with the conventional 8051

�

The baud rate can be selected from the divided clock of the system clock, or Timer 1overflow rate

�

Enhancements over the standard 8051 the EUART include Framing Error detection and automatic address recognition

�

The EUART can be operated in four modes

8.2

2.2

.2 EUART

EUART

EUART Mode

Mode

Mode Description

Description

The EUART can be operated in 4 modes. Users must initialize the SCON before any communication can take place. This

involves selection of the Mode and the baud rate. The Timer1 should also be initialized if the mode 1 or the mode 3 is used.

In all of the 4 modes, transmission is initiated by any instruction that uses SBUF as a destination register. Reception is

initiated in Mode 0 by the condition RI = 0 and REN = 1. This will generate a clock on the TxD pin and shift in 8 bits on the

RxD pin. Reception is initiated in the other modes by the incoming start bit if RI = 0 and REN = 1. The external transmitter will

start the communication by transmitting the start bit.

EUART

EUART Mode

Mode

Mode Summary

Summary

Mode

Mode 0

0:::: Synchronous

Synchronous

Synchronous Mode

Mode

Mode,,,, Half

Half

Half du

duplex

plex

This mode provides synchronous communication with external devices. In this mode serial data is transmitted and received

on the RxD line. TxD is used to output the shift clock. The TxD clock is provided by the SH79F082 whether the device is

transmitting or receiving. This mode is therefore a half duplex mode of serial communication. In this mode, 8 bits are

transmitted or received per frame. The LSB is transmitted/received first.

The baud rate is programmable to either 1/12 or 1/4 of the system clock. This baud rate is determined in the SM2 bit

(SCON.5). When this bit is set to 0, the serial port runs at 1/12 of the system clock. When set to 1, the serial port runs at 1/4

of the system clock.

The functional block diagram is shown below. Data enters and exits the serial port on the RxD line. The TxD line is used to

output the SHIFT CLOCK. The SHIFT CLOCK is used to shift data into and out of the SH79F082.

SERIAL

CONTROLLER

TX CLOCK

TX START

TX SHIFT

SHIFT

CLOCK

RX CLOCK

LOAD SBUF

RX START

RX SHIFT

Transmit Shift Register

RXD

Serial Port Interrupt

TXD

REN

PARIN

LOAD

CLOCK

SOUT

CLOCK

SIN

PAROUT

RXD

SBUF

Read SBUF

Receive Shift Register

Internal

Data Bus

Write to

SBUF

System Clock

SM2

SM0

SM1

Mode

Type

Baud

Baud Clock

Clock

Frame

Frame Size

Size

Size Start

Start

Start Bit

Bit

Bit Stop

Stop

Stop Bit

Bit

9th

th bit

bit

Sych

fSYS/(4 or 12)

8 bits

None

Ansych

Timer 1 overflow rate/(16 or 32)

10 bits

None

Ansych

fSYS/(32 or 64)

11 bits

0, 1

Ansych

Timer 1 overflow rate/(16 or 32)

11 bits

0, 1

SH79F024XU bảng dữ liệu(PDF) 57 Page - SINOWEALTH Electronic Ltd

SH79F024XU bảng dữ liệu(HTML) 57 Page - SINOWEALTH Electronic Ltd

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92

bảng dữ liệu tải về

Link URL