công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

APEX20KC bảng dữ liệu(PDF) 86 Page - Altera Corporation

tên linh kiện APEX20KC
Giải thích chi tiết về linh kiện  Programmable Logic Device
PDF  90 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  ALTERA [Altera Corporation]
Trang chủ  http://www.altera.com
Logo ALTERA - Altera Corporation

APEX20KC bảng dữ liệu(HTML) 86 Page - Altera Corporation

Back Button APEX20KC Datasheet HTML 82Page - Altera Corporation APEX20KC Datasheet HTML 83Page - Altera Corporation APEX20KC Datasheet HTML 84Page - Altera Corporation APEX20KC Datasheet HTML 85Page - Altera Corporation APEX20KC Datasheet HTML 86Page - Altera Corporation APEX20KC Datasheet HTML 87Page - Altera Corporation APEX20KC Datasheet HTML 88Page - Altera Corporation APEX20KC Datasheet HTML 89Page - Altera Corporation APEX20KC Datasheet HTML 90Page - Altera Corporation  
Zoom Inzoom in Zoom Outzoom out
 86 / 90 page
background image
86
Altera Corporation
APEX 20KC Programmable Logic Device Data Sheet
Power
Consumption
To estimate device power consumption, use the interactive power
estimator on the Altera web site at http://www.altera.com.
Configuration &
Operation
The APEX 20KC architecture supports several configuration schemes.
This section summarizes the device operating modes and available device
configuration schemes.
Operating Modes
The APEX architecture uses SRAM configuration elements that require
configuration data to be loaded each time the circuit powers up. The
process of physically loading the SRAM data into the device is called
configuration. During initialization, which occurs immediately after
configuration, the device resets registers, enables I/O pins, and begins to
operate as a logic device. The I/O pins are tri-stated during power-up,
and before and during configuration. Together, the configuration and
initialization processes are called command mode; normal device operation
is called user mode.
Before and during device configuration, all I/O pins are pulled to VCCIO
by a built-in weak pull-up resistor.
Table 69. Selectable I/O Standard Output Delays
Symbol
-7 Speed Grade
-8 Speed Grad
-9 Speed Grade
Unit
Min
Max
Min
Max
Min
Max
Min
LVCMOS
0.00
0.00
0.00
ns
LVTTL
0.00
0.00
0.00
ns
2.5 V
0.00
0.00
0.00
ns
1.8 V
1.18
1.41
1.57
ns
PCI
–0.52
–0.53
–0.56
ns
GTL+
–0.18
–0.29
–0.39
ns
SSTL-3 Class I
–0.67
–0.71
–0.75
ns
SSTL-3 Class II
–0.67
–0.71
–0.75
ns
SSTL-2 Class I
–0.67
–0.71
–0.75
ns
SSTL-2 Class II
–0.67
–0.71
–0.75
ns
LVDS
–0.69
–0.70
–0.73
ns
CTT
0.00
0.00
0.00
ns
AGP
0.00
0.00
0.00
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com