APEX20KC datasheet(71/90 Pages) ALTERA

71 / 90 page

Altera Corporation

APEX 20KC Programmable Logic Device Data Sheet

Notes to Tables 40 and 41:

(1)

These timing parameters are sample-tested only.

(2)

For more information, refer to Table 43.

Tables 42 and 43 define the timing delays for each I/O standard. Some

output standards require test load circuits for AC timing measurements as

shown in Figures 36 through 38.

Table 41. APEX 20KC External Bidirectional Timing Parameters

Note (1)

Symbol

Parameter

Condition

tINSUBIDIR

Setup time for bidirectional pins with global clock at LAB-adjacent input

tINHBIDIR

Hold time for bidirectional pins with global clock at LAB-adjacent input

tOUTCOBIDIR

Clock-to-output delay for bidirectional pins with global clock at IOE

(2)

tXZBIDIR

Synchronous output enable register to output buffer disable delay

(2)

tZXBIDIR

Synchronous output enable register to output buffer enable delay

(2)

tINSUBIDIRPLL

Setup time for bidirectional pins with PLL clock at LAB-adjacent input

tINHBIDIRPLL

Hold time for bidirectional pins with PLL clock at LAB-adjacent input

tOUTCOBIDIRPLL

Clock-to-output delay for bidirectional pins with PLL clock at IOE register (2)

tXZBIDIRPLL

Synchronous output enable register to output buffer disable delay with

PLL

(2)

tZXBIDIRPLL

Synchronous output enable register to output buffer enable delay with

PLL

(2)

Table 42. APEX 20KC Selectable I/O Standard Input Adder Delays (Part 1 of 2)

Note (1)

Symbol

Parameter

Condition

LVCMOS

Input adder delay for the LVCMOS I/O standard

LVTTL

Input adder delay for the LVTTL I/O standard

2.5 V

Input adder delay for the 2.5-V I/O standard

1.8 V

Input adder delay for the 1.8-V I/O standard

PCI

Input adder delay for the PCI I/O standard

GTl+

Input adder delay for the GTL+ I/O standard

SSTL-3 Class I

Input adder delay for the SSTL-3 Class I I/O standard

SSTL-3 Class II

Input adder delay for the SSTL-3 Class II I/O standard

SSTL-2 Class I

Input adder delay for the SSTL -2 Class I I/O standard

SSTL-2 Class II

Input adder delay for the SSTL -2 Class II I/O standard

APEX20KC bảng dữ liệu(PDF) 71 Page - Altera Corporation

APEX20KC bảng dữ liệu(HTML) 71 Page - Altera Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90

bảng dữ liệu tải về

Link URL