| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
HCS08 bảng dữ liệu(PDF) 152 Page - NXP Semiconductors |
|
|
|||||||||||||||||||||||||||||
HCS08 bảng dữ liệu(HTML) 152 Page - NXP Semiconductors |
|
152 / 198 page ![]() Timer/Pulse-Width Modulator (S08TPMV2) MC9S08QD4 Series MCU Data Sheet, Rev. 6 152 Freescale Semiconductor If the associated port pin is not stable for at least two bus clock cycles before changing to input capture mode, it is possible to get an unexpected indication of an edge trigger. Typically, a program would clear status flags after changing channel configuration bits and before enabling channel interrupts or using the status flags to avoid any unexpected behavior. 11.3.5 Timer Channel Value Registers (TPMxCnVH:TPMxCnVL) These read/write registers contain the captured TPM counter value of the input capture function or the output compare value for the output compare or PWM functions. The channel value registers are cleared by reset. In input capture mode, reading either byte (TPMxCnVH or TPMxCnVL) latches the contents of both bytes into a buffer where they remain latched until the other byte is read. This latching mechanism also resets (becomes unlatched) when the TPMxCnSC register is written. Table 11-5. Mode, Edge, and Level Selection CPWMS MSnB:MSnA ELSnB:ELSnA Mode Configuration X XX 00 Pin not used for TPM channel; use as an external clock for the TPM or revert to general-purpose I/O 0 00 01 Input capture Capture on rising edge only 10 Capture on falling edge only 11 Capture on rising or falling edge 01 00 Output compare Software compare only 01 Toggle output on compare 10 Clear output on compare 11 Set output on compare 1X 10 Edge-aligned PWM High-true pulses (clear output on compare) X1 Low-true pulses (set output on compare) 1 XX 10 Center-aligned PWM High-true pulses (clear output on compare-up) X1 Low-true pulses (set output on compare-up) 76 54 321 0 R Bit 15 14 13 12 11 10 9 Bit 8 W Reset 000 00 000 Figure 11-9. Timer Channel Value Register High (TPMxCnVH) 76 54 321 0 R Bit 7 6 54 32 1 Bit 0 W Reset 000 00 000 Figure 11-10. Timer Channel Value Register Low (TPMxCnVL) |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |