HCS08 datasheet(26/198 Pages) NXP

26 / 198 page

Chapter 3 Modes of Operation

MC9S08QD4 Series MCU Data Sheet, Rev. 6

Freescale Semiconductor

After entering active background mode, the CPU is held in a suspended state waiting for serial background

commands rather than executing instructions from the user’s application program.

Background commands are of two types:

•

Non-intrusive commands, defined as commands that can be issued while the user program is

running. Non-intrusive commands can be issued through the BKGD pin while the MCU is in run

mode; non-intrusive commands can also be executed when the MCU is in the active background

mode. Non-intrusive commands include:

— Memory access commands

— Memory-access-with-status commands

— BDC register access commands

— The BACKGROUND command

•

Active background commands, which can only be executed while the MCU is in active background

mode. Active background commands include commands to:

— Read or write CPU registers

— Trace one user program instruction at a time

— Leave active background mode to return to the user’s application program (GO)

The active background mode is used to program a bootloader or user application program into the flash

program memory before the MCU is operated in run mode for the first time. When MC9S08QD4 series

devices are shipped from the Freescale Semiconductor factory, the flash program memory is erased by

default unless specifically noted, so no program can be executed in run mode until the flash memory is

initially programmed. The active background mode can also be used to erase and reprogram the flash

memory after it has been previously programmed.

For additional information about the active background mode, refer to Chapter 12, “Development

Support.”

3.5

Wait Mode

Wait mode is entered by executing a WAIT instruction. Upon execution of the WAIT instruction, the CPU

enters a low-power state in which it is not clocked. The I bit in CCR is cleared when the CPU enters the

wait mode, enabling interrupts. When an interrupt request occurs, the CPU exits the wait mode and

resumes processing, beginning with the stacking operations leading to the interrupt service routine.

While the MCU is in wait mode, there are some restrictions on which background debug commands can

be used. Only the BACKGROUND command and memory-access-with-status commands are available

when the MCU is in wait mode. The memory-access-with-status commands do not allow memory access,

but they report an error indicating that the MCU is in either stop or wait mode. The BACKGROUND

command can be used to wake the MCU from wait mode and enter active background mode.

3.6

Stop Modes

One of two stop modes is entered upon execution of a STOP instruction when the STOPE bit in the system

option register is set. In both stop modes, all internal clocks are halted. If the STOPE bit is not set when

HCS08 bảng dữ liệu(PDF) 26 Page - NXP Semiconductors

HCS08 bảng dữ liệu(HTML) 26 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL