công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

HCS08 bảng dữ liệu(PDF) 64 Page - NXP Semiconductors

tên linh kiện HCS08
Giải thích chi tiết về linh kiện  HCS08 Microcontrollers
PDF  198 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  NXP [NXP Semiconductors]
Trang chủ  http://www.nxp.com
Logo NXP - NXP Semiconductors

HCS08 bảng dữ liệu(HTML) 64 Page - NXP Semiconductors

Back Button HCS08 Datasheet HTML 60Page - NXP Semiconductors HCS08 Datasheet HTML 61Page - NXP Semiconductors HCS08 Datasheet HTML 62Page - NXP Semiconductors HCS08 Datasheet HTML 63Page - NXP Semiconductors HCS08 Datasheet HTML 64Page - NXP Semiconductors HCS08 Datasheet HTML 65Page - NXP Semiconductors HCS08 Datasheet HTML 66Page - NXP Semiconductors HCS08 Datasheet HTML 67Page - NXP Semiconductors HCS08 Datasheet HTML 68Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 64 / 198 page
background image
Chapter 5 Resets, Interrupts, and General System Control
MC9S08QD4 Series MCU Data Sheet, Rev. 6
64
Freescale Semiconductor
5.8.8
System Power Management Status and Control 1 Register
(SPMSC1)
This high-page register contains status and control bits to support the low voltage detect function, and to
enable the bandgap voltage reference for use by the ADC module. To configure the low voltage detect trip
voltage, see Table 5-13 for the LVDV bit description in SPMSC2.
Table 5-11. Real-Time Interrupt Period
RTIS2:RTIS1:RTIS0
Using Internal 1 kHz Clock Source1 2
1 Values are shown in this column based on t
RTI =1ms. See tRTI in the Section A.8.1, “Control Timing,” for the tolerance of this
value.
2 The initial RTI timeout period will be up to one 1 kHz clock period less than the time specified.
Using 32 kHz ICS Clock Source
Period = text
3
3 t
ext is the period of the 32 kHz ICS frequency.
0:0:0
Disable RTI
Disable RTI
0:0:1
8 ms
text × 256
0:1:0
32 ms
text × 1024
0:1:1
64 ms
text × 2048
1:0:0
128 ms
text × 4096
1:0:1
256 ms
text × 8192
1:1:0
512 ms
text × 16384
1:1:1
1.024 s
text × 32768
76
54
32
1
1
0
RLVDF
0
LVDIE
LVDRE2
LVDSE
LVDE 2
0
BGBE
W
LVDACK
Reset:
000
11
100
= Unimplemented or Reserved
1 Bit 1 is a reserved bit that must always be written to 0.
2 This bit can be written only one time after reset. Additional writes are ignored.
Figure 5-10. System Power Management Status and Control 1 Register (SPMSC1)
Table 5-12. SPMSC1 Register Field Descriptions
Field
Description
7
LVDF
Low-Voltage Detect Flag — Provided LVDE = 1, this read-only status bit indicates a low-voltage detect event.
6
LVDACK
Low-Voltage Detect Acknowledge — This write-only bit is used to acknowledge low voltage detection errors
(write 1 to clear LVDF). Reads always return 0.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com