MPC821 datasheet(213/242 Pages) NXP

213 / 242 page

Support Information

MOTOROLA

MPC860TFADS Daughter Board Design Specification—Rev 0.1

PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE

ETHTCK

O, X

Ethernet port Transmit Clock. When the ethernet port is disabled

via BCSR1 - tri-stated. Appears also at P8.

GND

ETHRCK

O, X

Ethernet port Receive Clock. When the ethernet port is disabled

via BCSR1 - tri-stated. Appears also at P8.

GND

FETHCFG0

O, X

Fast Ethernet CFG0 signal When the LXT970 is in auto

negotiation a low to high transition in this pin cause an auto

negotiate to re-start.

When auto negotiation is disabled this input selects operating

speed bit 0.13

When this pin is high the 100Mbps is selected 0.13 = 1.

When this pin is low the 10Mbps is selected 0.13 = 0.

PB31

I/O, X

MPC PI/O port B 31. Appears also at P8 but otherwise unused.

BINPAK~

I/O

PCMCIA port Input Port Acknowledge. In fact PC15/DREQ1~/

RTS1~/L1ST1. When the PCMCIA port is disabled via BCSR1,

may be used off-board for any alternate function.

PB30

I/O, X

MPC PI/O port B 30. Appears also at P8 but otherwise unused.

GND

PB29

I/O, X

MPC PI/O port B 29. Appears also at P8 but otherwise unused.

RSTXD1

I, X

RS232 Port 1 Transmit Data. When RS232 port 1 is disabled via

BCSR1, may be used for any alternate function. Appears also at

P8.

RSRXD1

O, X

RS232 Port 1 Receive Data. When RS232 port 1 is disabled via

BCSR1 - tri-stated and may be used for any alternate function.

Appears also at P8.

RSDTR1~

O, L

RS232 port 1 DTR~ signal. When RS232 port 1 is disabled via

BCSR1 - tri-stated and may be used for any alternate function.

Appears also at P8.

GND

RSTXD2

I, X

RS232 Port 2 Transmit Data. When RS232 port 2 is disabled via

BCSR1, may be used for any alternate function. Appears also at

P8.

RSRXD2

O, X

RS232 Port 2 Receive Data. When RS232 port 2 is disabled via

BCSR1 - tri-stated and may be used for any alternate function.

Appears also at P8.

RSDTR2~

O, L

RS232 port 2 DTR~ signal. When RS232 port 2 is disabled via

BCSR1 - tri-stated and may be used for any alternate function.

Appears also at P8.

PC14

I/O, X

MPC PI/O port C 14. Appears also at P8 but otherwise unused.

GND

TABLE 5-11. PM3 Interconnect Signals

Pin No.

Signal Name

Attribute

Description

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

MPC821 bảng dữ liệu(PDF) 213 Page - NXP Semiconductors

MPC821 bảng dữ liệu(HTML) 213 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL