MPC821 datasheet(39/242 Pages) NXP

39 / 242 page

Functional Description

MPC8XXFADS Design Specification—Rev 0.1

PRELIMINARY—SUBJECT TO CHANGE WITHOUT NOTICE

The performance of the flash memory is shown in TABLE 4-5. "Flash Memory Performance Figures"

below:

The Flash module may disabled / enabled at any time by writing ’1’ / ’0’ the FlashEn~ bit in BCSR1.

4•8

Synchronous Dram

To enhance performance, especially in higher operation frequencies - 4 MBytes of SDRAM is

provided on board. The SDRAM is unbuffered from the MPC bus and is configured as 2 X 512K X

32. Use is done with two MB811171622A-100 chips by Fujitsu or compatibles.

To enhance performance, the SDRAM is unbuffered from the MPC, saving the delay associated with

address and data buffers. Since only 2 memory chips are involved, it does not adversely effect overall

system performance. The SDRAM does not reside on a SIMM but is soldered directly to the FADS

pcb. The SDRAM may be enabled / disabled at any time by writing 1 / 0 to the SDRAMEN bit in

BCSR1. See TABLE 4-10. "BCSR1 Description" on page 48.

The SDRAM’s timing is controlled by UPMB via its assigned CS (See TABLE 4-1. "MPC8XXFADS

Chip Selects’ Assignment" on page 31) line. Unlike a regular dram the synchronous dram has a CS

input in addition to the RAS and CAS signals.

The sdram connection scheme is shown in FIGURE 4-4 "SDRAM Connection Scheme" on page 38.

The SDRAM’s performance figures, are shown in TABLE 4-6. "Estimated SDRAM Performance Fig-

ures":

a. The figures in the table refer to the actual write access. The write operation continues internally

and the device has to be polled for operation completion.

a. One additional cycle for RAS precharge

b. 4-beat Refresh Burst, not including arbitration overhead.

TABLE 4-5. Flash Memory Performance Figures

Number of System Clock Cycles

System Clock Frequency [MHz]

Flash Delay [nsec]

120

Read / Writea Access [Clocks]

TABLE 4-6. Estimated SDRAM Performance Figures

Number of System Clock Cycles

System Clock Frequency [MHz]

Single Read

Single Write

3+1a

2 + 1a

Burst Read

5,1,1,1

3,1,1,1

Burst Write

3,1,1,1 + 1a

2,1,1,1 + 1a

Refresh

21 b

13 b

Freescale Semiconductor, Inc.

For More Information On This Product,

Go to: www.freescale.com

MPC821 bảng dữ liệu(PDF) 39 Page - NXP Semiconductors

MPC821 bảng dữ liệu(HTML) 39 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL