công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

S32K310 bảng dữ liệu(PDF) 113 Page - NXP Semiconductors

tên linh kiện S32K310
Giải thích chi tiết về linh kiện  Supports S32K344, S32K324, S32K314, S32K312, S32K341 and S32K342. Data is preliminary for S32K311, S32K310, S32K328, S32K338, S32K348, S32K358 and S32K388
PDF  137 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  NXP [NXP Semiconductors]
Trang chủ  http://www.nxp.com
Logo NXP - NXP Semiconductors

S32K310 bảng dữ liệu(HTML) 113 Page - NXP Semiconductors

Back Button S32K310 Datasheet HTML 109Page - NXP Semiconductors S32K310 Datasheet HTML 110Page - NXP Semiconductors S32K310 Datasheet HTML 111Page - NXP Semiconductors S32K310 Datasheet HTML 112Page - NXP Semiconductors S32K310 Datasheet HTML 113Page - NXP Semiconductors S32K310 Datasheet HTML 114Page - NXP Semiconductors S32K310 Datasheet HTML 115Page - NXP Semiconductors S32K310 Datasheet HTML 116Page - NXP Semiconductors S32K310 Datasheet HTML 117Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 113 / 137 page
background image
Figure 54. QuadSPI output timing (SDR mode)
12.6.2 QuadSPI Octal 3.3V DDR 100MHz
The following table describes the QuadSPI electrical characteristics. Measurements are with maximum output load of 25pF, input
transition of 1ns and pads configured with DSE = 1'b1 and SRE = 1'b0. I/O operating voltage ranges from 2.97V to 3.63V. QuadSPI
trace length should be less than or equal to 2 inches. For Single and Dual IO modes of operation if external device doesn’t have
pull-up feature, then external pull-up must be added at board level for unused device pins. With external pull-up, performance
of the interface may degrade in Quad IO mode based on load associated with external pull-up. QuadSPI support delay chain
upto length 16, wherein delay length of low-frequency segment is 16 and length of high-frequency segment is 0. See the device
Reference Manual for register and bit descriptions.
Set FLSHCR[TCSS]=2 and FLSHCR[TCSH]=5.
Table 51. QuadSPI Octal 3.3V DDR 100MHz
Symbol
Description
Min
Typ
Max
Unit
Condition
Spec
Number
fSCK_DQS
SCK / DQS
frequency 1
—
—
100
MHz
—
—
tSDC
SCK duty cycle
45
—
55
%
—
—
tCL_SCK_DQS
SCK / DQS low
time 1
4.500
—
—
ns
—
—
tCH_SCK_DQS
SCK / DQS high
time 1
4.500
—
—
ns
—
—
tOD_DATA
Data output delay
(w.r.t. SCK)
1.016
—
3.484
ns
—
—
tOD_CS
CS output delay
(w.r.t. SCK) 2
3.016 - n/
fSCK
—
-0.016 +
m/fSCK
ns
—
—
tDVW
Input data valid
window 1
3.284
—
—
ns
—
—
tISU_DQS
Input setup time
(w.r.t. DQS) 1
-0.816
—
—
ns
—
—
tIH_DQS
Input hold time (w.r.t.
DQS) 1
3.684
—
—
ns
—
—
NXP Semiconductors
Communication interfaces
S32K3xx Data Sheet, Rev. 5.2, 10/2022
Data Sheet: Technical Data
Preliminary Information
113 / 137



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com