DM505LRBABF datasheet(90/290 Pages) TI1

90 / 290 page

DM505

SPRS976D – NOVEMBER 2016 – REVISED JULY 2017

www.ti.com

Submit Documentation Feedback

Specifications

5.6

Power Consumption Summary

NOTE

Maximum power consumption for this SoC depends on the specific use conditions for the

end system. Contact your TI representative for assistance in estimating maximum power

consumption for the end system use case.

5.7

Electrical Characteristics

NOTE

The data specified in Table 5-6 through Table 5-11 are subject to change.

NOTE

The interfaces or signals described in Table 5-6 through Table 5-11 correspond to the

interfaces or signals available in multiplexing mode 0 (Function 1).

All interfaces or signals multiplexed on the balls described in these tables have the same DC

electrical characteristics, unless multiplexing involves a PHY/GPIO combination in which

case different DC electrical characteristics are specified for the different multiplexing modes

(Functions).

Table 5-6. LVCMOS DDR DC Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER

MIN

NOM

MAX

UNIT

Signal Names in MUXMODE 0 (Single-Ended Signals) ABF: ddr1_d[31:0], ddr1_a[15:0], ddr1_dqm[3:0], ddr1_ba[2:0], ddr1_csn[1:0],

ddr1_cke[1:0], ddr1_odt[0], ddr1_casn, ddr1_rasn, ddr1_wen, ddr1_rst, ddr1_ecc_d[7:0], ddr1_dqm_ecc;

Driver Mode

VOH

High-level output threshold (IOH = 0.1 mA)

0.9*VDDS

VOL

Low-level output threshold (IOL = 0.1 mA)

0.1*VDDS

CPAD

Pad capacitance (including package capacitance)

Output impedance (drive

strength)

l[2:0] = 000

(Imp80)

l[2:0] = 001

(Imp60)

l[2:0] = 010

(Imp48)

l[2:0] = 011

(Imp40)

l[2:0] = 100

(Imp34)

Single-Ended Receiver Mode

VIH

High-level input threshold

DDR3/DDR3L

VREF+0.1

VDDS+0.2

VIL

Low-level input threshold

DDR3/DDR3L

-0.2

VREF-0.1

VCM

Input common-mode voltage

VREF

-1%VDDS

VREF+

1%VDDS

CPAD

Pad capacitance (including package capacitance)

Signal Names in MUXMODE 0 (Differential Signals): ddr1_dqs[3:0], ddr1_dqsn[3:0], ddr1_ck, ddr1_nck, ddr1_dqs_ecc, ddr1_dqsn_ecc;

Driver Mode

VOH

High-level output threshold (IOH = 0.1 mA)

0.9*VDDS

VOL

Low-level output threshold (IOL = 0.1 mA)

0.1*VDDS

CPAD

Pad capacitance (including package capacitance)

DM505LRBABF bảng dữ liệu(PDF) 90 Page - Texas Instruments

DM505LRBABF bảng dữ liệu(HTML) 90 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL