MPC5744P datasheet(98/114 Pages) FREESCALE

98 / 114 page

MPC5744P Data Sheet, Rev. 0.3

Preliminary—Subject to Change Without Notice

Electrical characteristics

Freescale Semiconductor

Figure 28. External interrupt timing

3.17.5

DSPI timing

Table 45. DSPI timing

No.

Symbol

Parameter

Conditions

Min

Max

Unit

1tSCK CC

DSPI cycle time

Master (MTFE = 0)

—

Slave (MTFE = 0)

—

Slave Receive Only Mode1

—

2tCSC CC

PCS to SCK delay

—

3tASC CC

After SCK delay

—

4tSDC CC

SCK duty cycle

—

tSCK/2 - 10 tSCK/2 + 10 ns

5tA

Slave access time

SS active to SOUT valid

—

6tDIS

Slave SOUT disable time

SS inactive to SOUT High-Z or invalid

—

7tPCSC CC

PCSx to PCSS time

—

8tPASC CC

PCSS to PCSx time

—

9tSUI

Data setup time for inputs

Master (MTFE = 0)

—

Slave

2—

Master (MTFE = 1, CPHA = 0)

5—

Master (MTFE = 1, CPHA = 1)

—

tHI

Data hold time for inputs

Master (MTFE = 0)

–5

—

Slave

—

Master (MTFE = 1, CPHA = 0)

—

Master (MTFE = 1, CPHA = 1)

–5

—

tSUO CC

Data valid (after SCK edge)

Master (MTFE = 0)

—

Slave

—

Master (MTFE = 1, CPHA = 0)

—

Master (MTFE = 1, CPHA = 1)

—

IRQ

MPC5744P bảng dữ liệu(PDF) 98 Page - Freescale Semiconductor, Inc

MPC5744P bảng dữ liệu(HTML) 98 Page - Freescale Semiconductor, Inc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL