| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
AT90SCR100 bảng dữ liệu(PDF) 47 Page - ATMEL Corporation |
|
|
|||||||||||||||||||||||||||||
AT90SCR100 bảng dữ liệu(HTML) 47 Page - ATMEL Corporation |
|
47 / 433 page ![]() 47 TPR0327AY–SMS–30Jan09 AT90SCR100 Writing a logic one to this bit shuts down the Keyboard module by stopping the clock to the mod- ule. When waking up the Keyboard again, the Keyboard should be re initialized to ensure proper operation. • Bit 4 - PRAES: Power Reduction AES Writing a logic one to this bit shuts down the AES module by stopping the clock to the module. When waking up the AES again, the AES should be re initialized to ensure proper operation. • Bit 3 - PRSCI: Power Reduction Smart Card Interface Writing a logic one to this bit shuts down the Smart Card Interface module by stopping the clock to the module. When waking up the SCIB again, the SCIB should be re initialized to ensure proper operation. • Bit 2 - PRHSSPI: Power Reduction High Speed SPI Writing a logic one to this bit shuts down the High Speed Serial Peripheral Interface by stopping the clock to the module. When waking up the HSSPI again, the HSSPI should be re initialized to ensure proper operation. • Bit 1 - PRUSB: Power Reduction USB Writing a logic one to this bit shuts down the USB by stopping the clock to the module. When waking up the USB again, the USB should be reinitialized to ensure proper operation. • Bit 0 - PRUSBH: Power Reduction USB Host Controller Writing a logic one to this bit shuts down the USB Host Controller by stopping the clock to the module. When waking up the USB Host Controller again, the USB Host module should be reini- tialized to ensure proper operation. 8.3 Important note about: Entering and Leaving low consumption modes 8.3.1 Entering Power Down It is very important to note that there is no automatic switch to a low consumption mode for the PLL Clock Multiplexer and for the DC/DC converter. • To lower the powerdown consumption, the PLL Clock Multiplexer must be switched to External Clock and the PLL must be stopped. To do so: – Switch from PLL to External Clock by clearing PLLCR.PLLMUX. – Turn the PLL off by clearing PLLCR.ON. – Wait until PLLCR.LOCK bit is cleared. • To lower the powerdown consumption, the DC/DC converter must also be switched off. To do so: – Clear DCCR.DCON bit. This will generate a deactivation sequence. Enabling the ‘Power Reduction USB Host Controller’ prevents the device from communicating with USB smart cards. However, if the Smart Card Interface is ON, communication with standard smart cards (ISO7816 1-3) is still possible. To optimize the power consumption, if the application does not target USB Smart Card, the USB Host Controller should be disabled this way. Note |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |