CLRC63201TSLASH0FE datasheet(13/163 Pages) PHILIPS

13 / 163 page

Philips Semiconductors

Product Specification Rev. 3.0; May 2003

Multiple Protocol Contactless Reader IC

CL RC632

Confidential

DIGITAL INTERFACE

4.1

Overview of Supported µ-Processor Interfaces

The CL RC632 supports direct interfacing of various µ-Processors. Alternatively the Enhanced Parallel Port

(EPP) of personal computers can be connected directly. The following table shows the parallel interface

signals supported by the CL RC632:

Bus Control Signals

Bus

Separated Address and Data Bus

Multiplexed Address and Data Bus

control

NRD, NWR, NCS

NRD, NWR, NCS, ALE

address

A0, A1, A2

AD0, AD1, AD2, AD3, AD4, AD5

Separated Read and Write

Strobes

data

D0 … D7

AD0 … AD7

control

R/NW, NDS, NCS

R/NW, NDS, NCS, AS

address

A0, A1, A2

AD0, AD1, AD2, AD3, AD4, AD5

Common Read and Write

Strobe

data

D0 … D7

AD0 … AD7

control

nWrite, nDStrb, nAStrb, nWait

address

AD0, AD1, AD2, AD3, AD4, AD5

Common Read and Write

Strobe with Handshake

(EPP)

data

AD0 … AD7

Table 4-1: Supported µ-Processor Interface Signals

4.2

Automatic µ-Processor Interface Type Detection

After every Power-On or Hard Reset, the CL RC632 also resets its parallel µ-Processor interface mode and

checks the current µ-Processor interface type.

The CL RC632 identifies the µ-Processor interface by means of the logic levels on the control pins after the

Reset Phase. This is done by a combination of fixed pin connections (see below) and a dedicated

initialisation routine (see 11.4).

CLRC63201T/0FE bảng dữ liệu(PDF) 13 Page - NXP Semiconductors

CLRC63201T/0FE bảng dữ liệu(HTML) 13 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL