CLRC63201TSLASH0FE datasheet(83/163 Pages) PHILIPS

83 / 163 page

Philips Semiconductors

Product Specification Rev. 3.0; May 2003

Multiple Protocol Contactless Reader IC

CL RC632

Confidential

INTERRUPT REQUEST SYSTEM

8.1

Overview

The CL RC632 indicates certain events by setting bit IRq in the PrimaryStatus-Register and, in addition, by

activating pin IRQ. The signal on pin IRQ may be used to interrupt the µ-Processor using its interrupt

handling capabilities. This allows the implementation of efficient µ-Processor software.

8.1.1

INTERRUPT SOURCES OVERVIEW

The following table shows the integrated interrupt flags, the related source and the condition for its setting.

The interrupt flag TimerIRq indicates an interrupt set by the timer unit. The setting is done when the timer

decrements from 1 either down to zero (TAutoRestart flag disabled) or to the TPreLoad value if TAutoRestart

is enabled.

The TxIRq bit indicates interrupts from different sources. If the transmitter is active and the state changes

from sending data to transmitting the end of frame pattern, the transmitter unit sets automatically the interrupt

bit. The CRC coprocessor sets TxIRq after having processed all data from the FIFO buffer. This is indicated

by the flag CRCReady = 1. If the E

2Prom programming has finished the TxIRq bit is set, indicated by the bit

E2Ready = 1.

The RxIRq flag indicates an interrupt when the end of the received data is detected.

The flag IdleIRq is set if a command finishes and the content of the command register changes to idle.

The flag HiAlertIRq is set to 1 if the HiAlert bit is set to one, that means the FIFO buffer has reached the level

indicated by the bit WaterLevel, see chapter 7.4.

The flag LoAlertIRq is set to 1 if the LoAlert bit is set to one, that means the FIFO buffer has reached the

level indicated by the bit WaterLevel, see chapter 7.4.

Interrupt Flag

Interrupt Source

Is set automatically, when

TimerIRq

Timer Unit

the timer counts from 1 to 0

Transmitter

a data stream, transmitted to the card, ends

CRC-Coprocessor

all data from the FIFO buffer has been processed

TxIRq

E²PROM

all data from the FIFO buffer has been programmed

RxIRq

Receiver

a data stream, received from the card, ends

IdleIRq

Command Register

a command execution finishes

HiAlertIRq

FIFO-buffer

the FIFO-buffer is getting full

LoAlertIRq

FIFO-buffer

the FIFO-buffer is getting empty

Table 8-1: Interrupt Sources

CLRC63201T/0FE bảng dữ liệu(PDF) 83 Page - NXP Semiconductors

CLRC63201T/0FE bảng dữ liệu(HTML) 83 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL