6402 datasheet(159/250 Pages) INTEL

159 / 250 page

Intel® 6400/6402 Advanced Memory Buffer Datasheet

159

Registers

14.1

Access Mechanisms

The Intel 6400/6402 Advanced Memory Buffer (AMB) component supports PCI

configuration space access as defined in the PCI Local Bus Specification, Rev.2.2. The

internal registers of the AMB can be accessed in byte (8-bit), word (16-bit), or double

word (32-bit) quantities. All multi-byte numeric fields use “little-endian” ordering (that

is, lower addresses contain the least significant parts of the field). As a memory buffer

(not a PCI device or bridge) the AMB is not fully compliant with this mechanism with

respect to the standard registers (those with offsets 0-3Fh).

The AMB will not be mapped into the host system's PCI Plug and Play hierarchy, but is

accessed through a method that is host controller implementation specific.

Problems will occur if the host system maps the registers into the PCI PnP hierarchy.

Configuration accesses are transported on the FBD link as configuration read and write

commands, which mimic the corresponding PCI commands. The AMB responds to any

device encoded in an FBD command. The AMB responds only to SM Bus requests that

match the NodeID. The “Device:” mentioned in the heading of each configuration

14.1.1

Conflict Resolution and Usage Model Limitations

AMB accepts configuration register reads and writes through the FBD link and through

SMBus transactions. In Logic Analyzer Interface (LAI) mode, registers are not

accessible through the in-band FBD link configuration read/write commands.

Registers do not incur read side-effects.

14.1.2

FBD Data on Configuration Read Returns

FBD read return data from the AMB is described in the FB-DIMM Architecture and

Protocol Specification. Configuration reads are sent in northbound data frames. Only

the bottom four bytes of this data are defined for a configuration access. The rest of the

bytes in the read return are undefined. Legal CRCs are generated for these undefined

inbound bytes.

14.1.3

Non-Existent Register Bits

To comply with the PCI specification, accesses to non-existent registers and bits will be

treated as follows:

Table 14-1. Access to “Non-existent” Register Bits

Access to

Writes

Reads

Registers in unimplemented functions

Have no effect

AMB returns -1

Registers not listed

Have no effect

AMB returns all zeroes

Reserved bits in registers

Software must read-modify-

write to preserve the value

AMB returns implementation

specific values

6402 bảng dữ liệu(PDF) 159 Page - Intel Corporation

6402 bảng dữ liệu(HTML) 159 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL