301020013 datasheet(36/109 Pages) AMSOSRAM

36 / 109 page

Dragster

Functional description

Datasheet • PUBLIC • Document Feedback

DS000444 • v5-00 • 2025-Aug-29

36 / 109

7.5

Readout cycle

As the pixel level ADC signal is stored in an SRAM bench (LOAD_PULSE rising edge), the

digital readout is triggered by LOAD_PULSE falling edge. LOAD_PULSE signal can either be

provided externally or be generated internally (register 0x02 bit '0'). This signal must be sent

after the end of A/D conversion (rising edge of END_ADC), at the earliest possible time, based

on the state of the integration time controlling signals (RST_CVC; RST_CDS, SAMPLE) and

the programmed ADC end range. The readout is started from the most left pixel to the right. An

LVAL signal is generated to indicate valid pixel data.

Each Dragster variant has a specific number of outputs (taps).

Table 13: Dragster outputs per variant

Sensor variant

# Lines

# Outputs

Outputs

Connectors

DR2K7

A1, B1

DR2x2K7

A1, B1, C1, D1

1 & 2

DR4K7

A1, A2, B1, B2

DR4K3.5

A1, B1, C1, D1

1 & 2

DR2x4K7

A1, A2, B1, B2, C1, C2, D1, D2

1 & 2

DR6K7

A1, A2, B1, B2, E1, F1

1 & 2

DR8K7

A1, A2, B1, B2, E1, E2, F1, F2

1 & 3

DR8K3.5

A1, A2, B1, B2, C1, C2, D1, D2

1 & 2

DR2x8K7

A1, A2, B1, B2, C1, C2, D1, D2, E1, E2,

F1, F2, G1, G2, H1, H2

1 - 4

DR16K3.5

A1, A2, B1, B2, C1, C2, D1, D2, E1, E2,

F1, F2, G1, G2, H1, H2

1 - 4

301020013 bảng dữ liệu(PDF) 36 Page - ams-OSRAM AG

301020013 bảng dữ liệu(HTML) 36 Page - ams-OSRAM AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL