PI7C8150ANDE datasheet(86/111 Pages) PERICOM

86 / 111 page

PI7C8150A

2-PORT PCI-TO-PCI BRIDGE

Page 86 of 111

APRIL 2006 – Revision 1.1

Bit

Function

Type

Description

ISA enable

R/W

Modifies the bridge’s response to ISA I/O addresses, applying only

to those addresses falling within the I/O base and limit address

registers and within the first 64KB or PCI I/O space.

0: forward all I/O addresses in the range defined by the I/O base and

I/O limit registers

1: blocks forwarding of ISA I/O addresses in the range defined by the

I/O base and I/O limit registers that are in the first 64KB of I/O space

that address the last 768 bytes in each 1KB block. Secondary I/O

transactions are forwarded upstream if the address falls within the

last 768 bytes in each 1KB block

Reset to 0

VGA enable

R/W

Controls the bridge’s response to VGA compatible addresses.

0: does not forward VGA compatible memory and I/O addresses

from primary to secondary

1: forward VGA compatible memory and I/O addresses from primary

to secondary regardless of other settings

Reset to 0

Reserved

R/O

Reserved. Returns 0 when read. Reset to 0

Master Abort

Mode

R/W

Control’s bridge’s behavior responding to master aborts on

secondary interface.

0: does not report master aborts (returns FFFF_FFFFh on reads and

discards data on writes)

1: reports master aborts by signaling target abort if possible by the

assertion of P_SERR_L if enabled

Reset to 0

Secondary

Interface Reset

R/W

Controls the assertion of S_RESET_L signal pin on the secondary

interface

0: does not force the assertion of S_RESET_L pin

1: forces the assertion of S_RESET_L

Reset to 0

Fast Back-to-

Back Enable

R/W

Controls bridge’s ability to generate fast back-to-back transactions to

different devices on the secondary interface.

0: does not allow fast back-to-back transactions

1: enables fast back-to-back transactions

Reset to 0

Primary Master

Timeout

R/W

Set’s the maximum number of PCI clocks the bridge will wait for an

initiator on the primary to repeat a delayed transaction request. The

counter starts right after the delayed transaction is at the front of the

queue. If the master has not repeated at least once before the counter

expires, the bridge discards the transaction from the queue.

0: 2

PCI clocks

1: 2

PCI clocks

Reset to 0

06-0057

PI7C8150ANDE bảng dữ liệu(PDF) 86 Page - Pericom Semiconductor Corporation

PI7C8150ANDE bảng dữ liệu(HTML) 86 Page - Pericom Semiconductor Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL