PI7C8150ANDE datasheet(39/111 Pages) PERICOM

39 / 111 page

PI7C8150A

2-PORT PCI-TO-PCI BRIDGE

Page 39 of 111

APRIL 2006 – Revision 1.1

Target Termination

Response

Target Abort

Return target abort to initiator. Set received target abort bit in the target

interface status register. Set signaled target abort bit in the initiator interface

status register.

After PI7C8150A makes 2

24(default) attempts of the same delayed read transaction on the

target bus, PI7C8150A asserts P_SERR_L if the primary SERR_L enable bit is set (bit 8 of

command register for secondary bus) and the delayed-write-non-delivery bit is not set. The

delayed-write-non-delivery bit is bit 5 of P_SERR_L event disable register (offset 64h).

PI7C8150A will report system error. See Section 6.4 for a description of system error

conditions.

3.8.4

TARGET TERMINATION INITIATED BY PI7C8150A

PI7C8150A can return a target retry, target disconnect, or target abort to an initiator for

reasons other than detection of that condition at the target interface.

3.8.4.1

TARGET RETRY

PI7C8150A returns a target retry to the initiator when it cannot accept write data or return

read data as a result of internal conditions. PI7C8150A returns a target retry to an initiator

when any of the following conditions is met:

For delayed write transactions:

The transaction is being entered into the delayed transaction queue.

Transaction has already been entered into delayed transaction queue, but target

response has not yet been received.

Target response has been received but has not progressed to the head of the return

queue.

The delayed transaction queue is full, and the transaction cannot be queued.

A transaction with the same address and command has been queued.

A locked sequence is being propagated across PI7C8150A, and the write transaction is

not a locked transaction.

The target bus is locked and the write transaction is a locked transaction.

Use more than 16 clocks to accept this transaction.

For delayed read transactions:

The transaction is being entered into the delayed transaction queue.

The read request has already been queued, but read data is not yet available.

Data has been read from target, but it is not yet at head of the read data queue or a

posted write transaction precedes it.

06-0057

PI7C8150ANDE bảng dữ liệu(PDF) 39 Page - Pericom Semiconductor Corporation

PI7C8150ANDE bảng dữ liệu(HTML) 39 Page - Pericom Semiconductor Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL