công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

TMPR4925 bảng dữ liệu(PDF) 307 Page - Toshiba Semiconductor

tên linh kiện TMPR4925
Giải thích chi tiết về linh kiện  64-Bit TX System RISC TX49 Family
PDF  590 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TOSHIBA [Toshiba Semiconductor]
Trang chủ  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR4925 bảng dữ liệu(HTML) 307 Page - Toshiba Semiconductor

Back Button TMPR4925 Datasheet HTML 303Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 304Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 305Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 306Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 307Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 308Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 309Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 310Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 311Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 307 / 590 page
background image
Chapter 10 PCI Controller
10-45
10.4.19 P2G Status Register (P2GSTATUS)
0xD094
31
16
Reserved
: Type
: Initial value
15
54
321
0
Reserved
TOBFE TIBFE PMSC PERR
GBE
R
R
R/W1C R/W1C R/W1C : Type
1
1
0
0
0
: Initial value
Bits
Mnemonic
Field Name
Description
31:5
Reserved
4
TOBFE
Target Out-Bound
FIFO Empty
Target Out-Bound FIFO Empty (Initial value: 1, R)
1: Indicates that the Target Out-Bound FIFO is empty.
0: Indicates that the Target Out-Bound FIFO is not empty.
This is a diagnostic function.
3TIBFE
Target In-Bound
FIFO Empty
Target In-Bound FIFO Empty (Initial value: 1, R)
1: Indicates that the Target In-Bound FIFO is empty.
0: Indicates that the Target In-Bound FIFO is not empty.
This is a diagnostic function.
2
PMSC
PM State Change
Detected
Power Management State Change (Initial value: 0, R/W1C)
“1” is set to this bit when the PowerState field of the Power Management Register
(PMCSR) is rewritten.
This bit is cleared to “0” when a “1” is written to it. This bit is only valid when the PCI
Controller is in the Satellite mode.
1
PERR
PERR* Detected
PERR* Occurred (Initial value: 0, R/W1C)
Indicates that a Parity error occurred during Target access.
1: Indicates that a Parity error occurred.
0: Indicates that no Parity error has occurred..
0TGBE
Target G-Bus
Error Detect
Target G-Bus Error Detect (Initial value: 0, R/W1C)
Indicates that a G-Bus Error occurred when the G-Bus was Target of the PCI cycle.
This error is indicated when a timeout occurs on the G-Bus. This bit is only set during
PCI Target cycle Bus Errors.
1: Indicates that a G-Bus Error was detected.
0: Indicates that no G-Bus Error was detected.
Figure 10.4.19 P2G Status Register



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com