công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

TMPR4925 bảng dữ liệu(PDF) 99 Page - Toshiba Semiconductor

tên linh kiện TMPR4925
Giải thích chi tiết về linh kiện  64-Bit TX System RISC TX49 Family
PDF  590 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  TOSHIBA [Toshiba Semiconductor]
Trang chủ  http://www.semicon.toshiba.co.jp/eng
Logo TOSHIBA - Toshiba Semiconductor

TMPR4925 bảng dữ liệu(HTML) 99 Page - Toshiba Semiconductor

Back Button TMPR4925 Datasheet HTML 95Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 96Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 97Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 98Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 99Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 100Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 101Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 102Page - Toshiba Semiconductor TMPR4925 Datasheet HTML 103Page - Toshiba Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 99 / 590 page
background image
Chapter 5 Configuration Register
5-9
5.2.5
Power Down Control Register (PDNCTR)
0xE010
31
30
29
28
27
26
25
16
Reserved
PDN
Reserved
STPCPU
Reserved
PDNMSK
R/W
R/W
R/W
: Type
0
0
0x3FF
: Initial value
15
0
PUTCV
R/W
: Type
0x0000
: Initial value
Bits
Mnemonic
Field Name
Description
31
Reserved
30
PDN
Power Down
Trigger
Power Down Trigger (Initial value: 0, R/W)
This bit is a trigger for the Power Down Sequence. It is set to 0 upon reset and a 0
to 1 transition will initiate the power down sequence.
This bit is not cleared to 0 automatically by wakeup from power down. Please clear
to 0 before next power down.
29
Reserved
28
STPCPU
Stop CPU Clock
Stop CPU Clock (Initial value: 0, R/W)
When this bit is set to 1, the CPU clock stops after TX49/H2 core operates WAIT
instruction and becomes the HALT mode. It is set to 0 upon reset. It is not cleared to
0 automatically by wakeup from power down mode. Please clear to 0 and set to 1
before next CPU clock stop.
27:26
Reserved
25:16
PDNMSK
Power Down
Mask
Power Down Mask (Initial value: 0x3FF, R/W)
Indicates which external interrupt signals wake from power down mode.
A bit is allocated to each interrupt source. Set 1 and enables wakeup.
1: Interrupt Enabled
0: Interrupt Disabled
PDNMSK[9] = RTC
PDNMSK[8] = NMI
PDNMSK[7] = INT[7]
PDNMSK[6] = INT[6]
PDNMSK[5] = INT[5]
PDNMSK[4] = INT[4]
PDNMSK[3] = INT[3]
PDNMSK[2] = INT[2]
PDNMSK[1] = INT[1]
PDNMSK[0] = INT[0]
15:0
PUTCV
Power Up
Time Counter
Value
Power Up Time Counter Value (Initial value: 0x0000, R/W)
This field determines the number of input clocks that expire after a wakeup has been
initiated from STANDBY mode. The clock signal of this counter is MSTRCLK.
Figure 5.2.5 Power Down Control Register (PDNCTR)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com