TMPR4925 datasheet(96/590 Pages) TOSHIBA

96 / 590 page

Chapter 5 Configuration Register

5-6

5.2.3

Pin Configuration Register (PCFG)

0xE008

For the bit fields whose initial values are set by boot configuration (refer to Section 3.2), the initial

input signal level and the corresponding register value are indicated.

SYSCLKEN

SDRCLKEN

PCICLKEN

PCICLKIOEN

Reserved

Reserved SELSPI

SELCHI

SELCARD

SELCE

R/W

: Type

ADDR[18]

: Initial value

SELSIOC

SELSIO

ACKIN

SELTMR

SELDONE

Reserved

SELACLC SELNAND

SELDMA

R/W

: Type

001

000

0000

: Initial value

Bits

Mnemonic

Field Name

Description

SYSCLKEN

SYSCLK

Enable

SYSCLK Enable (Initial value: 1, R/W)

Specifies whether to output the SYSCLK.

1: Clock output.

0: L.

30:29

SDRCLKEN

[1:0]

SDRAM Clock

Enable

SDRAM Clock Enable (Initial value: 11, R/W)

Individually specifies whether to output each of SDCLK [1:0].

1: Clock output.

0: L.

Bit 30 = SDCLK [1]

Bit 29 = SDCLK [0]

28:27

PCICLKEN

[2:0]

PCI Clock Enable

PCI Clock Enable (Initial value: ADDR[18], R/W)

Individually specifies whether to output each of PCICLK [2:1].

1: Clock output.

0: L.

Bit 28 = PCICLK [2]

Bit 27 = PCICLK [1]

PCICLKIOEN

PCI Clock I/O

Enable

PCI Clock I/O Enable (Initial value: ADDR[18], R/W)

Individually specifies whether to output each of PCICLK [2:1].

1: Clock output.

0: Clock input.

25:23



Reserved



Reserved

Note: This bit is always set to “0” (Initial value: 0, R/W).

SELSPL

Select SPI

Select SPI (Initial value: 0, R/W)

Select SPI function as PIO[23:21] pin. Please refer to “3.3 Pin Multiplexing” about

setting.

SELCHI

Select CHI

Select CHI (Initial value: 0, R/W)

Select SPI function as PIO[27,20:18] pin. Please refer to “3.3 Pin Multiplexing”

about setting.

19:18

SELCARD

Select PCMCIA

CARD

Select PCMCIA CARD (Initial value: 00, R/W)

Select PCMCIA CARD function as PIO[31:24] pin. Please refer to “3.3 Pin

Multiplexing” about setting.

17:16

SELCE

Select CE[5:4]*

Select CE[5:4]* (Initial value: 00, R/W)

Select CE[5:4]* function as PIO[29:28] pin. Please refer to “3.3 Pin Multiplexing”

about setting.

15:14

SELSIOC

Select SIO

Control Pins

Select SIO Control Pins (Initial value: 00, R/W)

Select SIO ch1, 0 control signals (RTS, CTS) as PIO[15,14,9,8] pin. Please refer to

“3.3 Pin Multiplexing” about setting.

13:12

SELSIO

Select SIO

Select SIO (Initial value: 00, R/W)

Select SIO ch1, 0 signals (TXD, RXD) as PIO[17,16,11,10] pin. Please refer to “3.3

Pin Multiplexing” about setting.

ACKIN

ACK* input

ACK* input (Initial value: 1, R/W)

When this bit is one, ACK* signal is input.

0 : ACK* pin changes from input to output dynamically based on EBUSC channel

settings.

1 : ACK* pin is input only.

Figure 5.2.3 Pin Configuration Register (PCFG) (1/2)

TMPR4925 bảng dữ liệu(PDF) 96 Page - Toshiba Semiconductor

TMPR4925 bảng dữ liệu(HTML) 96 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL