| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
TMPR4925 bảng dữ liệu(PDF) 305 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TMPR4925 bảng dữ liệu(HTML) 305 Page - Toshiba Semiconductor |
|
305 / 590 page ![]() Chapter 10 PCI Controller 10-43 10.4.17 PCI Status Interrupt Mask Register (PCIMASK) 0xD08C 31 16 Reserved : Type : Initial value 15 14 13 12 11 10 9 8 7 0 DPEIE SSEIE RMAIE RTAIE STAIE Reserved MDPEIE Reserved R/W R/W R/W R/W R/W R/W : Type 0 0 0 0 0 0 : Initial value Bits Mnemonic Field Name Description 31:16 Reserved 15 DPEIE Detected Parity Error Interrupt Enable Detected Parity Error Interrupt Enable (Initial value: 0, R/W) Generates an interrupt when a parity error is detected. Usually, this interrupt is masked and a Master Data Parity error signals the error to the system. 1: Generates an interrupt. 0: Does not generate an interrupt. 14 SSEIE Signaled System Error Interrupt Enable Signaled System Error Interrupt Enable (Initial value: 0, R/W) Generates an interrupt when a system error is signaled. 1: Generates an interrupt. 0: Does not generate an interrupt. 13 RMAIE Received Master Abort Interrupt Enable Received Master Abort Interrupt Enable (Initial value: 0, R/W) Generates an interrupt when a Master Abort is received. 1: Generates an interrupt. 0: Does not generate an interrupt. 12 RTAIE Received Target Abort Interrupt Enable Received Target Abort Interrupt Enable (Initial value: 0, R/W) Generates an interrupt when a Target Abort is received. 1: Generates an interrupt. 0: Does not generate an interrupt. 11 STAIE Signaled Target Abort Interrupt Enable Signaled Target Abort Interrupt Enable (Initial value: 0, R/W) Generates an interrupt when a Target Abort is signaled. 1: Generates an interrupt. 0: Does not generate an interrupt. 10:9 Reserved 8MDPEIE Master Data Parity Detected Interrupt Enable Master Data Parity Detected Interrupt Enable (Initial value: 0, R/W) Generates an interrupt when data parity is detected. 1: Generates an interrupt. 0: Does not generate an interrupt. 7:0 Reserved Figure 10.4.17 PCI Status Interrupt Mask Register |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |