TMPR4925 datasheet(202/590 Pages) TOSHIBA

202 / 590 page

Chapter 8 DMA Controller

8-32

8.4.6

DMA Chain Address Register (DMCHARn)

0xB000 (ch. 0)

0xB020 (ch. 1)

0xB040 (ch. 2)

0xB060 (ch. 3)

CHADDR[31:16]

R/W

: Type

: Initial value

CHADDR[15:3]

Reserved

R/W

: Type

: Initial value

Bits

Mnemonic

Field Name

Description

31:2

CHADDR

Chain Address

Chain Address (Initial value: undefined, R/W)

When Chain DMA transfer is executed, this register sets the physical address of the

next DMA Command Descriptor to be read. If DMA transfer according to the current

Channel Register setting ends and the Chain Enable bit (DMCCRn.CHNEN) is set,

then the DMA Command Descriptor is loaded in the Channel Register starting from

the address indicated by this register.

When a value other than “0” is set in this register, the Chain Enable bit

(DMCCRn.CHNEN) and the Transfer Active bit (DMCCRn.XFACT) are set. When “0”

is set in this register, only the Chain Enable bit (DMCCRn.CHNEN) is cleared.

When the Chain Address field value reads a DMA Command Descriptor of 0, the

value of this register is not updated and the value before that one (address of the

Data Command Descriptor when the value of the Chain Address field being read was

“0”) is held.

2:0



Reserved



Figure 8.4.6 DMA Chain Address Register

TMPR4925 bảng dữ liệu(PDF) 202 Page - Toshiba Semiconductor

TMPR4925 bảng dữ liệu(HTML) 202 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL