| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
TMPR4925 bảng dữ liệu(PDF) 201 Page - Toshiba Semiconductor |
|
|
|||||||||||||||||||||||||||||
TMPR4925 bảng dữ liệu(HTML) 201 Page - Toshiba Semiconductor |
|
201 / 590 page ![]() Chapter 8 DMA Controller 8-31 8.4.5 DMA Destination Address Register (DMDARn) 0xB008 (ch. 0) 0xB028 (ch. 1) 0xB048 (ch. 2) 0xB068 (ch. 3) 31 16 DADDR[31:16] R/W : Type - : Initial value 15 0 DADDR[15:0] R/W : Type - : Initial value Bits Mnemonic Field Name Description 31:0 DADDR Destination Address Destination Address (Initial value: undefined, R/W) This register sets the physical address of the transfer destination during Dual Address transfer. This register is ignored during Single Address transfer. Refer to “8.3.8.1 Channel Register Settings During Dual Address Transfer” for more information. During Burst transfer, the value changes only by the size of data transferred during each single bus operation. During Single transfer, the value only changes by the value specified by the DMA Destination Address Increment Register (DMDAIRn). Figure 8.4.5 DMA Destination Address Register |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |