TMPR4925 datasheet(189/590 Pages) TOSHIBA

189 / 590 page

Chapter 8 DMA Controller

8-19

8.3.13

Transfer Stall Detection Function

If the period from when a certain channel last performs internal bus access to when the next internal

bus access is performed exceeds the Transfer Stall Detection Interval field (STLTIME) of the DMA

Channel Control Register (DMCCRn), the Transfer Stall Detection bit (STLXFER) of the DMA

Channel Status Register (DMCSRn) is set. An error interrupt is signalled if the Error Interrupt Enable

bit (DMCCRn.INTENE) is set.

In contrast to other error interrupts, DMA transfer is not stopped. Normal DMA transfer is executed

if bus ownership can be obtained. Furthermore, clearing the Transfer Stall Detection

(STLXFER)

resumes transfer stall detection as well.

Setting the Transfer Stall Detection Interval field (STLTIME) to “000” disables the Transfer Stall

Detection function.

8.3.14

Arbitration Among DMA Channels

The DMA Controller has an on-chip DMA Channel Arbiter that arbitrates bus ownership among four

DMA channels that use the internal bus (G-Bus). There are two methods for determining priority: the

round robin method and the fixed priority method. (See Figure 8.3.7.) The Round Robin Priority bit

(RRPT) of the DMA Master Control Register (DMMCR) selects the priority method.

•

Fixed priority (DMMCR.RRPT

= 0)

As shown below, Channel 0 has the highest priority and Channel 3 has the lowest priority.

CH0 > CH1 > CH2 > CH3

•

Round Robin method (DMMCR.RRPT

= 1)

The last channel to perform DMA transfer has the lowest priority.

•

After CH0 DMA transfer execution: CH1 > CH2 > CH3 > CH0

•

After CH1 DMA transfer execution: CH2 > CH3 > CH0 > CH1

•

After CH2 DMA transfer execution: CH3 > CH0 > CH1 > CH2

•

After CH3 DMA transfer execution: CH0 > CH1 > CH2 > CH3

a) Fixed Priority is selected

b) Round Robin Priority is selected

Figure 8.3.7 DMA Channel Arbitration

Channel 0

Channel 1

Channel 2

Channel 3

Channel 0

Channel 2

Channel 1

Channel 3

TMPR4925 bảng dữ liệu(PDF) 189 Page - Toshiba Semiconductor

TMPR4925 bảng dữ liệu(HTML) 189 Page - Toshiba Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL