TMPR4925 datasheet(187/590 Pages) TOSHIBA

187 / 590 page

Chapter 8 DMA Controller

8-17

The sequence of Chain DMA transfer is as follows below.

(1) Select DMA request signal

To perform external I/O or internal I/O DMA, set the DMA Request Select field of the DMA

Request Control Register (DRQCTR. DMAREQ). For external I/O DMA, also program the

function of the shared pin through the DMA Select field of the Pin Configuration Register

(PCFG.SELDMA).

(2) Set the Master Enable bit

Set the Master Enable bit (DMMCR.MSTEN) of the DMA Master Control Register.

(3) Structure of the DMA command Descriptor chain

Construct the DMA Command Descriptor Chain in memory.

(4) Set the Count Register

Set “0” to the DMA Count Register (DMCNTRn) .

Sets the DMA Source Address Increment Register (DMSAIRn) and DMA destination Address

Increment Register (MMDAIRn).

Never set 0 or less than 0 for the increment value.

(5) Clear the DMA Channel Status Register (DMCSRn)

Clear the status of the previous DMA transfer.

(6) Set the DMA Channel Control Register (DMCCRn).

(7) Initiate DMA transfer

Setting the address of the DMA Command Descriptor at the beginning of the chain list in the DMA

Chain Address Register (DMCHARn) automatically initiates DMA transfer. First, the value stored

in each field of the DMA Command descriptor at the beginning of the Chain List is read to each

corresponding DMA Channel register (Chain transfer), then DMA transfer is performed according

to the read value.

When a value other than “0” is stored in the DMA Chain Address Register (DMCHARn), data of

the size stored in the DMA Count Register (DMCNTRn) is completely transferred, then the DMA

Command Descriptor value of the memory address specified by the DMA Chain Address Register

is read.

In addition, if the Chain Address field value read the Descriptor 0, the DMA Chain Address

value “0” in the Chain Address field when the values were read) are held.

(8) Signal completion

Set the Normal Chain End bit (NCHNC) of the DMA Channel Status Register (DMCSRn) when

DMA data transfer of all Descriptor Chains is complete. An interrupt is signalled if the Chain End

Interrupt Enable bit (INTENC) of the DMA Channel Control Register (DMCCRn) is set at this

time.

In addition, the Normal Transfer End bit (NTRNFC) of the DMA Channel Status Register

(DMCSRn) is set each time DMA data transfer specified by each DMA Command Descriptor ends

normally. An interrupt is signalled if the Transfer End Interrupt Enable bit (INTENT) of the DMA

Channel Control Register (DMCCRn) is set at this time.

TMPR4925 bảng dữ liệu(PDF) 187 Page - Toshiba Semiconductor