CYT4DNJBJS datasheet(161/209 Pages) INFINEON

161 / 209 page

Datasheet

161

002-24601 Rev. *I

2023-02-14

TRAVEO™ T2G 32-bit Automotive MCU

Based on Arm® Cortex®-M7 dual

Electrical specifications

26.11

Ethernet specifications

Table 26-31

Ethernet specifications

Spec ID Parameter

Description

Min

Typ

Max

Units

Details/

conditions

Ethernet General Specifications

SID364C

Load capacitance

–

pF for all between MAC and

PHY for MII-IF, RMII-IF,

MDC/MDIO-IF

SID364A

Load capacitance

–

pF for all between MAC and

PHY for RGMII-IF

SID368

fSYS

System clock max

frequency

–

100

MHz Guaranteed by design

SID369

fAXI

AXI clock max frequency

–

200

MHz Guaranteed by design

Ethernet MII Specifications

Recommended I/O configuration:

HSIO_STD: CFG_OUT/DRIVE_SEL<1:0> = 0b10, CFG_IN_AUTOLVL/VTRIP_SEL<0:0>= 0b0, CFG_IN/VTRIP_SEL<0:0> = 0b1

SID370

tTXCYC

MII tx_clk cycle

39.5

40.5

SID371

tRXCYC

MII rx_clk cycle

39.5

40.5

SID372B

tSKEWT

MII Transmit data

(txd,tx_en,tx_er) valid

after tx_clk

0–

SID373

tSUR

MII Receive data setup to

rx_clk rising edge

–

SID374

tHOLDR

MII Receive data hold to

rx_clk rising edge

–

SID375

fTXRX_CLK

MII TX/RX_CLK Clock

frequency

–50ppm 25 +50ppm MHz

SID376B

DUTY_TX-

RX_CLK

TX/RX_CLK Duty cycle

–

SID365A

tRF

Input rise / fall time

–

ns 20% to 80%

SID365E_1

tRFO

Output rise / fall time

–

6.5

ns 20% to 80%

Ethernet RMII Specifications

Recommended I/O configuration:

HSIO_STD: CFG_OUT/DRIVE_SEL<1:0> = 0b01, CFG_IN_AUTOLVL/VTRIP_SEL<0:0>= 0b0, CFG_IN/VTRIP_SEL<0:0> = 0b1

SID375A

fREF_CLK

RMII reference clock

frequency (input)

–50ppm 50 +50ppm MHz

SID375B

fREF_-

CLK_OUT

RMII reference clock

frequency (output)

–2%

+2%

MHz

SID376C

DUTY_REF Duty cycle of reference

clock (output)

–

SID377

tSU

RXD[1:0], CRS_DV, RX_ER

Data Setup to REF_CLK

rising edge.

4––

SID378

tHOLD

RXD[1:0], CRS_DV, RX_ER,

Data hold from REF_CLK

rising edge

2––

SID379

tTXOUT

TXD[1:0], TX_EN Data

output delay from

REF_CLK rising edge

2–

SID365C

tRF

Input rise / fall time

–

ns 20% to 80%

CYT4DNJBJS bảng dữ liệu(PDF) 161 Page - Infineon Technologies AG

CYT4DNJBJS bảng dữ liệu(HTML) 161 Page - Infineon Technologies AG

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL