| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
AT25QL641 bảng dữ liệu(PDF) 23 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
AT25QL641 bảng dữ liệu(HTML) 23 Page - Renesas Technology Corp |
|
23 / 80 page ![]() DS-AT25QL641-130 Rev. G Page 23 Sep 14, 2022 © 2022 Renesas Electronics AT25QL641 Datasheet 8.3 Write Enable for Volatile Status Register (50h) This command gives more flexibility to change the system configuration and memory protection schemes quickly without waiting for the typical non-volatile bit write cycles or affecting the endurance of the Status Register non-volatile bits. To write the volatile values into the Status Register bits, the Write Enable for Volatile Status Register (50h) command must be issued prior to a Write Status Register (01h) command. T h e Write Enable for Volatile Status Register command does not set the Write Enable Latch (WEL) bit. When Write Enable for Volatile Status Register command (50h) is executed in QPI Mode, the SUS bit (S15) and Reserved bits (S13, S12, S11 and S10) of Status Register-2 must be driven high after Write Status Register command (01h). Once the Read Status Register (05h or 35h) is issued, the read values of the SUS bit (S15) and Reserved bits (S13, S12, S11 and S10) of the Status Register-2 are ignored. Figure 6. Write Enable for Volatile Status Register Command for SPI Mode (left) and QPI Mode (right) 8.4 Write Disable (04h) The Write Disable command is used to reset the Write Enable Latch (WEL) bit in the Status Register. To enter the Write Disable command, CS goes low prior to the command 04h into Data Input (SI) pin on the rising edge of SCK, and then driving CS high. T h e WEL bit is automatically reset upon completion of the every Program, Erase and Write Status Register commands. Figure 7. Write Disable Command for SPI Mode (left) and QPI Mode (right) SCK SCK CS 1 0 234 6 5 High-Impedance Command 50h 50h Mode 3 Mode 0 Mode 3 Mode 0 Mode 3 Mode 0 Mode 3 Mode 0 CS 7 1 0 SI SO IO 0 IO 1 WP IO 2 HOLD IO 3 03 5 246 7 1 Mode 3 Mode 0 Mode 3 Mode 0 High-Impedance SCK SCK CS Command (04h) Command (04h) 01 Mode 3 Mode 0 Mode 3 Mode 0 CS SI SO IO 0 IO 1 WP IO 2 HOLD IO 3 |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |