AT25QL641 datasheet(32/80 Pages) RENESAS

32 / 80 page

DS-AT25QL641-130 Rev. G

Page 32

Sep 14, 2022

AT25QL641 Datasheet

8.13 Fast Read Dual I/O (BBh)

The Fast Read Dual I/O command reduces cycle overhead through double access using two I/O pins: I/O0 and

I/O1.

Continuous Read Mode

The Fast Read Dual I/O command can further reduce cycle overhead through setting the Mode bits (M7-0)

after the input Address bits (A23-0). The upper nibble of the Mode (M7-4) controls the length of the next Fast

Read Dual I/O command through the inclusion or exclusion of the first byte command code. The lower nibble bits

of the Mode (M3-0) are don’t care (X), However, the I/O pins should be high-impedance prior to the falling edge

of the first data out clock.

If the Mode bits (M7-0) equal Ax hex, then the next Fast Dual I/O command (after CS is raised and then lowered)

does not require the command (BBh) code, as shown in Figure 20 and Figure 21. This reduces the command

sequence by eight clocks and allows the address to be immediately entered after CS is asserted low. If Mode

bits (M7-0) are any value other Ax hex, the next command (after CS is raised and then lowered) requires the first

byte command code, thus returning to normal operation. A mode bit reset can be used to reset t h e mode bits

(M7-0) before issuing normal commands.

Figure 20. Fast Read Dual I/O Command (initial command or previous M7-0≠ Axh)

36 37

SO(IO

SI(IO

SCK

MSB

420

6420

7531

s switch from

Input to Output

SO (IO

SI (IO

SCK

Command (BBh)

6420

7531

123

Mode 3

Mode 0

A23-16

A15-8

Byte 1

Byte 2

Byte 3

Byte 4

A7-0

M7-0

MSB

AT25QL641 bảng dữ liệu(PDF) 32 Page - Renesas Technology Corp

AT25QL641 bảng dữ liệu(HTML) 32 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80

bảng dữ liệu tải về

Link URL