công cụ tìm kiếm bảng dữ liệu linh kiện điện tử
  Vietnamese  ▼
ALLDATASHEET.VN

X  

Preview PDF HTML

STR720RBQ6 bảng dữ liệu(PDF) 106 Page - STMicroelectronics

tên linh kiện STR720RBQ6
Giải thích chi tiết về linh kiện  ARM720T 16/32-BIT MCU WITH 16K RAM, USB, CAN, 3 TIMERS, ADC, 6 COMMUNICATIONS INTERFACES
PDF  401 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
nhà sản xuất  STMICROELECTRONICS [STMicroelectronics]
Trang chủ  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STR720RBQ6 bảng dữ liệu(HTML) 106 Page - STMicroelectronics

Back Button STR720RBQ6 Datasheet HTML 102Page - STMicroelectronics STR720RBQ6 Datasheet HTML 103Page - STMicroelectronics STR720RBQ6 Datasheet HTML 104Page - STMicroelectronics STR720RBQ6 Datasheet HTML 105Page - STMicroelectronics STR720RBQ6 Datasheet HTML 106Page - STMicroelectronics STR720RBQ6 Datasheet HTML 107Page - STMicroelectronics STR720RBQ6 Datasheet HTML 108Page - STMicroelectronics STR720RBQ6 Datasheet HTML 109Page - STMicroelectronics STR720RBQ6 Datasheet HTML 110Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 106 / 401 page
background image
STR720 - DRAM CONTROLLER (DRAMC)
106/401
Bank 4 Configuration Register (MB4Config)
Address Offset: 0Ch
Reset value: 0000h
The Bank 4 Configuration Register (MB4Config) is a 16-bit read/write control register used to
configure specific parameters of external region 4 (Bank 4).
The MB4Config control bits are the same as MB1Config register.
Bank 1 SDRAM Configuration Register Low (SDRAM1ConfigLo)
Address Offset: 10h
Reset value: 0000h
The Bank 1 SDRAM Configuration Register Low (SDRAM1ConfigLo) is a 16-bit write only
control register used to configure the SDRAM device of external region 1 (Bank 1).
The SDRAM1ConfigLo control bits are described below.
Bit 15:14 reserved (should be written as zero ).
Bit 13:0
MIAB[13:0]: Memory Interface Address Bus.
This field defines the data to be written in the SDRAM internal configuration
register by directly driving the SDRAM address bus lines. They will be asserted on
the SDRAM address bus with the value written in SDRAM1ConfigLo register for
one clock period.
15
14
13
12
11
10
9
8
7
6543210
reserved
DEVWID[1:0]
DATALAT[1:0]
SETUPTIME[2:0]
IDLETIME[2:0]
SDRAMCOL[1:0]
rw
rw
rw
rw
rw
15
14
13
12
11
10
9
8
765432
1
0
reserved
MIAB
wo
1



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


bảng dữ liệu tải về

Go To PDF Page


Link URL



Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không?  [ DONATE ] 

Alldatasheet là   |   Quảng cáo   |   Liên lạc với chúng tôi   |   Chính sách bảo mật   |   Liên kết đến bảng dữ liệu    |   Trao đổi link   |   Tìm kiếm theo nhà sản xuất
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com