STR720RBQ6 datasheet(28/401 Pages) STMICROELECTRONICS

28 / 401 page

STR720 - ARCHITECTURE OVERVIEW

28/401

■

16 programmable priority levels for each interrupt channel mapped on IRQ

■

hardware support for interrupt nesting (up to 16 interrupt requests can be nested), with

internal HW nesting stack

■

at register offset 0x18h, the start address of the ISR of the highest priority interrupt or directly

the jump instruction to it (defined by the application).

The EIC performs the following operations without software intervention:

■

reject/accept an interrupt request according to the related channel mask bit,

■

compare all IRQ requests with the current priority level interrupt. The IRQ is asserted if the

priority of the current interrupt request is higher than the stored current priority,

■

load the address vector of the highest priority IRQ to the Interrupt Vector Register (offset

0x18h)

■

save the previous interrupt priority in the HW priority stack whenever a new IRQ is accepted

■

update the Current Interrupt Priority Register with the new priority whenever a new interrupt

is accepted

5.1.1

IRQ Interrupt Vector Table

Up to 32 interrupt channels are mapped on low priority ARM720T interrupt request pin (IRQ).

Hereafter the mapping of the different interrupt sources on the vector tables is described. The

highest-priority interrupt request will be issued on ARM720T IRQ pin. In case of multiple

interrupt requests mapped on the same interrupt vector, a polling on interrupt flags contained

inside peripherals must be performed by the application code in order to establish the exact

source of interrupt (see Interrupt Flags column in Table 13 on page 32).

There are 16 priority levels for IRQ mapped interrupt. The internal daisy-chain will define the

priority relationship for different interrupt vectors having the same priority level: the higher is

the interrupt vector number the higher is the priority in the daisy chain.

Interrupt Vector 0

•

External interrupt requests.

Four different interrupt requests are OR-ed together to generate a single interrupt request:

•

External interrupt 0 (EINT0)

•

External interrupt 1 (EINT1)

•

External interrupt 2 (EINT2)

•

External interrupt 3 (EINT3)

Interrupt Vector 1

•

External interrupt request 4 (EINT4).

STR720RBQ6 bảng dữ liệu(PDF) 28 Page - STMicroelectronics

STR720RBQ6 bảng dữ liệu(HTML) 28 Page - STMicroelectronics

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL