| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
SCD1283 bảng dữ liệu(PDF) 31 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
SCD1283 bảng dữ liệu(HTML) 31 Page - Intel Corporation |
|
31 / 94 page ![]() IEEE 1284-Compatible Parallel Interface — CD1283 Datasheet 31 A direction change (DirCh) interrupt occurs when the remote master has reversed the interface from ECP forward to ECP reverse or ECP reverse to ECP forward. The IDReq interrupt is generated when the remote master issues an ID Request command during IEEE 1284 negotiations. The normal response by the local CPU is to send its ID string after reversing the direction of the data pipeline by setting the DMAdir bit to ‘1’. If vectored interrupts are required by the system, then the LIVR must be initialized by the local CPU. The upper five bits are defined by the local CPU and can be any value appropriate to the system design. The lower three bits should be initialized to zero during the programming of the LIVR, however they are ‘don’t cares’ and masked in the PIVR to provide the vector indicating the source, and type of request from the parallel channel. Access to the parallel channel LIVR is made by first setting the AER to ‘x’00’, making the Channel Zero register set accessible. Since the LIVR is a read/write register, the local CPU can read it at any time. When read during a normal read cycle, the upper 5 bits return the original value loaded by the CPU. The three least-significant bits always ready back as the current service-request status of the parallel port if an interrupt is in progress; otherwise they read back as ‘0’. The encoding of the three least-significant bits of LIVR during a service acknowledge cycle indicates which of the functional blocks in the parallel channel is requesting service as shown in the following table. Figure 6. Control Signal Generation DGRANT* CD1283 CS* R/W* DS* AD[6:0] DB[7:0] SVCACKP* CPU ADDRESS CPU I/O CONTROL ADDRESS DECODE LOGIC CPU DATA Table 6. LIVR[2:0] Encoding IT2 IT1 IT0 Requestor 1 0 0 Channel control state machine 1 0 1 Data pipeline 11 0 Both |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |