| công cụ tìm kiếm bảng dữ liệu linh kiện điện tử |
|
TNETV2501INPGF bảng dữ liệu(PDF) 142 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
TNETV2501INPGF bảng dữ liệu(HTML) 142 Page - Texas Instruments |
|
142 / 197 page ![]() Electrical Specifications 142 December 2002 − Revised November 2008 SPRS206K 5.6.3 Clock Generation in Bypass Mode (APLL Synthesis Disabled) Table 5−2 and Table 5−3 assume testing over recommended operating conditions (see Figure 5−3). Table 5−2. CLKIN in Bypass Mode Timing Requirements NO. MIN MAX UNIT C7 tc(CI) Cycle time, CLKIN† APLL Synthesis Disabled 20 ‡ ns C8 tf(CI) Fall time, CLKIN 10 ns C9 tr(CI) Rise time, CLKIN 10 ns C10 tw(CIL) Pulse duration, CLKIN low 0.4 *tc(CI) ns C11 tw(CIH) Pulse duration, CLKIN high 0.4 *tc(CI) ns † If an external crystal is used, the X2/CLKIN cycle time is limited by the crystal frequency range listed in Table 5−1. ‡ This device utilizes a fully static design and therefore can operate with tc(CI) approaching ∞. The device is characterized at frequencies approaching 0 Hz. Table 5−3. CLKOUT in Bypass Mode Switching Characteristics NO. PARAMETER MIN TYP MAX UNIT C1 tc(CO) Cycle time, CLKOUT 20 K * tc(CI)§ ¶ ns C3 tf(CO) Fall time, CLKOUT 3 ns C4 tr(CO) Rise time, CLKOUT 3 ns C5 tw(COL) Pulse duration, CLKOUT low K * tc(CI)/2 − 1 K * tc(CI)/2 + 1 ns C6 tw(COH) Pulse duration, CLKOUT high K * tc(CI)/2 − 1 K * tc(CI)/2 + 1 ns § K = divider ratio between CPU clock and system clock selected as CLKOUT. For example, when SYSCLK1 is selected as CLKOUT and SYSCLK1 is set to the CPU clock divided by four, use K = 4. ¶ This device utilizes a fully static design and therefore can operate with tc(CI) approaching ∞. The device is characterized at frequencies approaching 0 Hz. C4 C3 CLKOUT CLKIN C5 C8 C9 C1 C7 C6 C10 C11 NOTE: The relationship of CLKIN to CLKOUT depends on the system clock selected to drive CLKOUT. The waveform relationship shown in Figure 5−3 is intended to illustrate the timing parameters only and may differ based on configuration. Figure 5−3. Bypass Mode Clock Timings |
|
Link URL |
| Cho đến nay ALLDATASHEET có giúp ích cho doanh nghiệp của bạn hay không? [ DONATE ] |
Alldatasheet là | Quảng cáo | Liên lạc với chúng tôi | Chính sách bảo mật | Liên kết đến bảng dữ liệu | Trao đổi link | Tìm kiếm theo nhà sản xuất All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |