TNETV2501INPGF datasheet(58/197 Pages) TI1

58 / 197 page

Functional Overview

December 2002 − Revised November 2008

SPRS206K

3.8

Direct Memory Access (DMA) Controller

The 5501 DMA provides the following features:

•

Four standard ports for the following data resources: two for DARAM, one for Peripherals, and one for

External Memory

•

Six channels, which allow the DMA controller to track the context of six independent DMA channels

•

Programmable low/high priority for each DMA channel

•

One interrupt for each DMA channel

•

Event synchronization. DMA transfers in each channel can be dependent on the occurrence of selected

events.

•

Programmable address modification for source and destination addresses

•

Idle mode that allows the DMA controller to be placed in a low-power (idle) state under software control

The 5501 has an Auto-wakeup/Idle function for McBSP to DMA to on-chip memory data transfers when the

DMA and the McBSP are both set to IDLE. In the case that the McBSP is set to external clock mode and the

McBSP and the DMA are set to idle, the McBSP and the DMA can wake up from IDLE state automatically if

the McBSP gets a new data transfer. The McBSP and the DMA enter the idle state automatically after data

transfer is complete. [The clock generator (PLL) should be active and the PLL core should not be in

power-down mode for the Auto-wakeup/Idle function to work.]

The 5501 DMA controller allows transfers to be synchronized to selected events. The 5501 supports

14 separate synchronization events and each channel can be tied to separate synchronization event

independent of the other channels. Synchronization events are selected by programming the SYNC field in

the channel-specific DMA Channel Control Register (DMA_CCR).

The 5501 DMA can access all the internal DARAM space as well as all external memory space. The 5501 DMA

also has access to the registers for the following peripheral modules: McBSP, UART, GPIO, PGPIO, and I2C.

3.8.1 DMA Channel 0 Control Register (DMA_CCR0)

The DMA Channel 0 Control Register (DMA_CCR0) bit layouts are shown in Figure 3−11. DMA_CCR1 to

DMA_CCR5 have similar bit layouts. See the TMS320VC5501/5502 DSP Direct Memory Access (DMA)

Controller Reference Guide (literature number SPRU613) for more information on the DMA Channel n Control

DSTAMODE

SRCAMODE

ENDPROG

REPEAT

AUTOINIT

R/W, 00

R/W, 0

PRIO

SYNC

R/W, 0

R/W, 00000

LEGEND: R = Read, W = Write, n = value at reset

Figure 3−11. DMA Channel 0 Control Register Layout (0x0C01)

TNETV2501INPGF bảng dữ liệu(PDF) 58 Page - Texas Instruments

TNETV2501INPGF bảng dữ liệu(HTML) 58 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL