TNETV2501INPGF datasheet(98/197 Pages) TI1

98 / 197 page

Functional Overview

December 2002 − Revised November 2008

SPRS206K

3.11.2.4

Parallel GPIO Enable Register 1 (PGPIOEN1)

IO31EN

IO30EN

IO29EN

IO28EN

IO27EN

IO26EN

IO25EN

IO24EN

R/W, 0

IO23EN

IO22EN

IO21EN

IO20EN

IO19EN

IO18EN

IO17EN

IO16EN

R/W, 0

LEGEND: R = Read, W = Write, n = value at reset

Figure 3−37. Parallel GPIO Enable Register 1 Layout (0x4403)

Table 3−39. Parallel GPIO Enable Register 1 Bit Field Description†

BIT NAME

BIT NO.

ACCESS

RESET VALUE

DESCRIPTION

IOxEN

15−0

R/W

0000000000000000

Enable or disable output function of the corresponding I/O pins.

See Table 3−35, TMS320VC5501 PGPIO Cross-Reference to deter-

mine which device pins correspond to the PGPIO pins.

IOxEN = 0:

Output function of the PGPIOx pin is disabled—i.e.,

the pin cannot drive an output signal; it can only be

used as an input. When IOxEN = 0, IOxDIR must

also be cleared to 0.

IOxEN = 1:

Output function of the PGPIOx pin is enabled—i.e.,

the pin is used to drive an output signal. When

IOxEN = 0, IOxDIR must also be set to 1;

otherwise, the output value is undefined.

† x = value from 16 to 31

TNETV2501INPGF bảng dữ liệu(PDF) 98 Page - Texas Instruments

TNETV2501INPGF bảng dữ liệu(HTML) 98 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL