TNETV2501INPGF datasheet(37/197 Pages) TI1

37 / 197 page

Introduction

December 2002 − Revised November 2008

SPRS206K

Table 2−4. Signal Descriptions (Continued)

Name

Function

Other‡

Type†

Multiplexed

Signal Name

Test Pins (Continued)

EMU0

I/O/Z

Emulator 0 pin. When TRST is driven low, EMU0 must be high for activation of the OFF

condition. When TRST is driven high, EMU0 is used as an interrupt to or from the emulator

system and is defined as I/O by way of the IEEE standard 1149.1 scan system.

The EMU0 and EMU1/OFF pins must be pulled up when an emulator is not connected.

Internal pullups have been included for this purpose. If the user chooses to disable these

pins through the XBCR, external pullup resistors must be added to these two pins.

EMU1/OFF

I/O/Z

Emulator 1 pin/disable all outputs. When TRST is driven high, EMU1/OFF is used as

an interrupt to or from the emulator system and is defined as I/O by way of IEEE standard

1149.1 scan system. When TRST is driven low, EMU1/OFF is configured as OFF. The

EMU1/OFF signal, when active (low), puts all output drivers into the high-impedance

state. Note that OFF is used exclusively for testing and emulation purposes (not for

multiprocessing applications). Therefore, for the OFF condition, the following apply:

TRST = low,

EMU0 = high,

EMU1/OFF = low

The EMU0 and EMU1/OFF pins must be pulled up when an emulator is not connected.

Internal pullups have been included for this purpose. If the user chooses to disable these

pins through the XBCR, external pullup resistors must be added to these two pins.

† I = Input, O = Output, S = Supply, Z = High impedance

‡ Other Pin Characteristics:

A − Internal pullup [always enabled]

B − Internal pulldown [always enabled]

C − Hysteresis input

D − Pin has bus holder, it can be enabled/disabled through the External Bus Control Register (XBCR) [enabled by default].

E − Pin is high impedance in HOLD mode (due to HOLD pin). The EKxHZ bits in the EMIF Global Control Registers (EGCR1, EGCR2)

determine the state of the ECLKOUTx signals during HOLD mode. If EKxHZ = 0, ECLKOUTx continues clocking during HOLD mode.

If EKxHZ = 1, ECLKOUTx goes to high impedance during HOLD mode.

F − Pin is high impedance in OFF mode (TRST = 0, EMU0 = 1, and EMU1/OFF = 0).

G − Pin can be configured as a general-purpose input.

H − PIn can be configured as a general-purpose output.

− Pin has an internal pullup, it can be enabled/disabled through the External Bus Control Register (XBCR) [enabled by default].

K − Pin has an internal pulldown, it can be enabled/disabled through the External Bus Control Register (XBCR) [enabled by default].

− Fail-safe pin

M − Pin is in high-impedance during reset (RESET pin is low)

TNETV2501INPGF bảng dữ liệu(PDF) 37 Page - Texas Instruments

TNETV2501INPGF bảng dữ liệu(HTML) 37 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL