LAN91C111 datasheet(77/125 Pages) MICROCHIP

77 / 125 page

LAN91C111

DS00002276A-page 78

 2011-2016 Microchip Technology Inc.

10.2

Typical Flow of Events for Transmit (Auto Release = 0)

TABLE 10-2:

FLOW OF EVENTS FOR RESTORING DEVICE IN NORMAL POWER MODE

S/W Driver

Controller Function

Write and set (1) the “EPH Power EN” Bit, located in

the configuration register, Bank 1 Offset 0.

Ethernet MAC Enables the RX Clock, TX clock

derived from the Internal PHY. The EPH Clock is

also enabled.

Write the PDN bit in PHY MI Register 0 to 0

Note:

Only performed when device is in internal

PHY mode.

The PHY is then set in isolation mode (MII_DIS bit

is set). Need to clear this MII_DIS bit; and, need to

wait for 500 ms for the PHY to restore normal.

Internal PHY entered normal operation mode

Issue MMU Reset Command

Restore Device Register Level Context.

Enable Transmitter – Set the TXENA bit of the

Transmit Control Register

Ethernet MAC can now transmit Ethernet Packets.

Enable Receiver – Set (1) the RXEN bit of the

Receive Control Register.

Ethernet MAC is now able to receive Packets.

Ethernet MAC is now restored for normal operation.

S/W Driver

MAC Side

ISSUE ALLOCATE MEMORY FOR TX - N BYTES -

the MMU attempts to allocate N bytes of RAM.

WAIT FOR SUCCESSFUL COMPLETION CODE -

Poll until the ALLOC INT bit is set or enable its mask

bit and wait for the interrupt. The TX packet number

is now at the Allocation Result Register.

LOAD TRANSMIT DATA - Copy the TX packet

number into the Packet Number Register. Write the

Pointer Register, then use a block move operation

from the upper layer transmit queue into the Data

ISSUE "ENQUEUE PACKET NUMBER TO TX FIFO"

- This command writes the number present in the

Packet Number Register into the TX FIFO. The

transmission is now enqueued. No further CPU

intervention is needed until a transmit interrupt is

generated.

The enqueued packet will be transferred to the MAC

block as a function of TXENA (nTCR) bit and of the

deferral process (1/2 duplex mode only) state.

LAN91C111 bảng dữ liệu(PDF) 77 Page - Microchip Technology

LAN91C111 bảng dữ liệu(HTML) 77 Page - Microchip Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

bảng dữ liệu tải về

Link URL